1) The ideal performance drop from the CPI will be:

```
sim_num_stall_one_cyc: the number of 1-cycle stalls due to data dependence.
sim_num_stall_two_cyc: the number of 2-cycle stalls due to data dependence.
sim_num_insn: total instruction count for the testbench
CPI = 1 + (sim_num_stall_one_cyc / sim_num_insn)*1 + (sim_num_stall_two_cyc / sim_num_insn) *2
Q1)
slowdown = (CPI from RAW hazard - idea CPI) / idea CPI = (1.6642 - 1) / 1 = 66.42%
```

slowdown = (CPI from RAW hazard - idea CPI) / idea CPI = (1.3903 - 1) /1 = 39.03 %

2) For the compile flag, we used the command:

/cad2/ece552f/compiler/bin/ssbig-na-sstrix-gcc mbq1.c -O2 -o mbq1

For our microtestbench, we make a loop to cycle 10<sup>5</sup> for the test code to avoid the interference of the RAW hazard from the header file. And from the .S file, we could pull out the assembly code. Here we have hand analysis the number of hazard counts to compare with the result of simulation.

From the result of simulation we have:

Q2)

```
sim_num_stall_one_cyc_q1 100080 # total number of one cycle stall (q1) 500851 # total number of two cycle stall (q1) 500851 # total number of one cycle stall (q1) 200768 # total number of one cycle stall (q2) sim_num_stall_two_cyc_q2 100091 # total number of two cycle stall (q2)
```

This means we have for 5-stage simple processor per single loop:

1 cycle stall count: 1 2 cycle stall count: 2

for 6-stage fully forwarded processor per single loop:

1 cycle stall count: 22 cycle stall count: 1

And this match the analysis from the assembly code (ignore the hazard created by the headers):