


Date

Date: 29/02/2020
□ Mon □ Tue □ Wed □ Thu □ Fri □ Sat □ Sun

Memory Interfacing:

COA

①



Representation:

1-bit = $[0, 1]$ - 2

2-bit = 00, 01, 10, 11 - 4

k-bit - - - - - 2^k possibilities

Q1 A digital system has 986 possibilities. What will be the minimum bits required to represent those possibilities -

Ans: 2^{10}

$[10 \text{ bits}]$

units:

1 bit \rightarrow 0 or 1

8 bit \rightarrow 1 byte

1024 bytes \rightarrow 1 KB

> Date

Mon Tue Wed Thu Fri Sat Sun

1024 KB \rightarrow 1 MB

1024 MB \rightarrow 1 GB

Computer Architecture:

(CA)

It deals with Instructions
(Internal Design) \leftarrow ALU
Addressing model
Pipe lining

Computer Organization:

It deals with how various Memories and I/O interact with a system.

Computer Design:



It deals with the hardware design.

Date

COA.

Mon Tue Wed Thu Fri Sat Sun

Basic Model of Memory Interfacing:



D L_i [ith C (i+1)th] [Some information present at each level]


D The purpose of the memory hierarchy is to bridge the speed mismatch between the fastest processor to slowest memory at reasonable cost.

D The goal of the Mem. Hierarchy is to minimize the Average Access time of entire memory system.

D If Processor refers to i th level memory, is found, then hit otherwise fault.

2-Level Memory System:

Case 1



Date


Mon Tue Wed Thu Fri Sat Sun

$$T_{avg} = H_1 \times T_1 + (1 - H_1) T_2$$

$$C_{avg}/bit = \frac{C_1 S_1 + C_2 S_2}{S_1 + S_2}$$

T_i : Access time of level i
 S_i : Size of level i
 C_i : Cost per word in ith level
 H_i : Hit Ratio in level i

Case 2 Strict Hierarchy




$$T_{avg} = H_1 \times T_1 + (1 - H_1) (T_2 + T_i)$$

$$C_{avg}/bit = \frac{C_1 S_1 + C_2 S_2}{(S_1 + S_2)}$$

> Date

3-Level Memory System:

Cases (Default):




$$T_{avg} = H_1 \times T_1 + (1-H_1) H_2 \times T_2 + (1-H_1)(1-H_2) \times T_3$$

$$C_{avg/bit} = \frac{C_1 S_1 + C_2 S_2 + C_3 S_3}{S_1 + S_2 + S_3}$$

Date

Mon Tue Wed Thu Fri Sat Sun

Case 2: (Strict Hierarchy):



$$T_{avg} = H_1 \times T_1 + (1-H_1)H_2 \times (T_2 + T_1) + (1-H_1)(1-H_2) (T_3 + T_2 + T_1)$$

$$C_{avg/bit} = \frac{C_1S_1 + C_2S_2 + C_3S_3}{S_1 + S_2 + S_3}$$

Q1: Consider a 2-level memory system in which the average access time without level-1 is 120ms, with level-1 it is 30ms. The level-1 access time is 20ms, what is the Hit Ratio? (Default organization)

\Rightarrow

$$T_{avg} = H_1 T_1 + (1-H_1) T_2$$

$$T_2 = 120 \text{ ms}$$

$$T_{avg} = 30 \text{ ms}$$

$$T_1 = 20 \text{ ms}$$

$$30 = H_1 \times 20 + (1-H_1) \times 120$$

$$\Rightarrow 100H_1 = 90$$

$$\Rightarrow H_1 = \frac{90}{100} = 0.9$$

$$\therefore \boxed{\text{Hit Ratio} = 0.9}$$

Q2: Consider a two level Memory System where the access time of level-1 and level-2 memories are 10ms and 150ms, What is the avg. access time, if H_1 has hit ratio 90%.

$$T_{avg} = (0.9) \times 10 + (1-0.9) \times 150 \\ = 9 + 15 = \boxed{24 \text{ ms}}$$

Q3 A system is employing with 2-levels. The avg access time w/o level-2 is 150ms and with level-1 is 30ms. The level-1 access time is 20ms.

Q1 If Hit Ratio is made to 100%, what will be the access time of L1 and L2.

Ans: i) Note: The Hit Ratio does not influence the access time of L1 and L2 memories.

$$\therefore T_1 = 20 \text{ ms} \quad T_2 = 150 \text{ ms}$$

The T_{avg} value will change.

(ii) If T_{avg} is increased by 10% , what is the percentage of change in the Hit Ratio:

$$\text{Hit Ratio} \propto \frac{1}{T_{avg}}$$

$$T_{avg} = 30 + 10\% \text{ of } 30.$$

$$= 30 + 3 = 33$$

$$\therefore 33 = H_1 \times 20 + (1 - H_1) \times 150.$$

$$\Rightarrow 33 = 150 - 130H_1$$

$$\Rightarrow H_1 = \frac{117}{150} = 90\% = 2.33\% \text{ decreased.}$$

Q4 At 0.8 hit in level-1 memory, the average access time is increased by 20% from 60 ms. The L₁ memory is 5 times faster than L₂. What is the percentage of change in the Hit Ratio.

7

$$T_{\text{avg-old}} = 60 \text{ ms}$$

$$T_{\text{avg-new}} = 60 + 20 \times 1.0 \quad | \quad 60.$$

$$= 60 + \frac{20}{190} \times 60$$

$$\approx 72$$

$$\rightarrow 60 = 0.8 \times T_1 + 0.2 \times T_2$$

$$\Rightarrow 60 = 0.8 \times T_1 + 0.2 \times (5 \times T_1)$$

$$\Rightarrow T_1 = 33.33$$

$$\therefore 72 = H_1 * 33.33 + (1 - H_1) \times 5 \times 33.33$$

$$\Rightarrow 72 = 33.33 H_1 + (1 - H_1) \times 166.66 \text{ ms}$$

$$\Rightarrow 72 = 166.66 - 133.33 H_1$$

$$\Rightarrow H_1 = \frac{94.66}{133.33} = 10\% \downarrow$$

Q.5

Consider a System with two level Cache -

Access time of L_1 = 1 ms

Access time of L_2 = 10 ms

Access time of Main Memory = 50 ms

The Hit Rate of L_1 and L_2 Cache are 0.8 and 0.9

What is the T_{avg} , ignoring the Search time.

Within the Cache L_1 (Default cache organization)

Ans:

$$\begin{aligned}
 T_{avg} &= 0.8 \times 1 + 0.2 \times (1 - 0.2) \times 0.9 \times 10 \\
 &\quad + (1 - 0.2)(1 - 0.9) \times 500 \\
 &= 0.8 + 1.8 + 10 \\
 &\leq 12.6 \text{ ms}
 \end{aligned}$$

Q.6

A system is employing with 3-level. The Access time of L_1 , L_2 and L_3 memories is 1 ms/word,

150 ms/word and 500 ms/word. The L_2 and the L_3 memories are divided into a block of 5 words. When

a page fault occurs in L_1 or L_2 the processor must read from L_3 memory only - The

H_1 and H_2 are 80% and 90%. What is T_{avg}

Ans:

$$T_1 = 100 \text{ ms}$$

$$T_3 = 500 \times 5 = 2500 \text{ ms}$$

$$T_2 = 150 \times 5 = 750 \text{ ms}$$

$$\begin{aligned} T_{\text{avg}} &= 0.8 \times 100 + 0.2 \times (0.9)(400 + 750) \\ &\quad + (0.2) \times (0.1) \times (100 + 750 + 2500) \\ &= 80 + 153 + 67 \\ &= 300 \text{ ms} \end{aligned}$$