



Design Rule Verification Report

Date: 19-06-2026
Time: 20:17:34
Elapsed Time: 00:00:00
Filename: [D:\Cense - Summer School\Non Inv Amp\Non Inv Amp\PCB1.PcbDoc](#)

Warnings: 0

Rule Violations: 0

Summary

Warnings	Count
Total	0

Rule Violations	Count
Clearance Constraint (Gap=0.127mm)_(All)_(All)	0
Short-Circuit Constraint (Allowed=No)_(All)_(All)	0
Un-Routed Net Constraint (_(All)_)	0
Modified Polygon (Allow modified: No)_(Allow shelved: No)	0
Width Constraint (Min=0.127mm)_(Max=0.762mm)_(Preferred=0.254mm)_(All)	0
Routing Topology Rule(Topology=Shortest)_(All)	0
Power Plane Connect Rule(Relief Connect)_(Expansion=0.508mm)_(Conductor Width=0.254mm)_(Air Gap=0.254mm)_(Entries=4)_(All)	0
Hole Size Constraint (Min=0.025mm)_(Max=2.54mm)_(All)	0
Hole To Hole Clearance (Gap=0.254mm)_(All)_(All)	0
Minimum Solder Mask Sliver (Gap=0.04mm)_(All)_(All)	0
Silk To Solder Mask (Clearance=0mm)_(IsPad)_(All)	0
Silk to Silk (Clearance=0.254mm)_(All)_(All)	0
Net Antennae (Tolerance=0mm)_(All)	0
Height Constraint (Min=0mm)_(Max=25.4mm)_(Preferred=12.7mm)_(All)	0
Total	0