
clk
x
rst
nxt_state_i
S=1'b1 I0[1:0]
V=B"10", S=default I1[1:0]
O[1:0]
S
RTL_MUX
nxt_state_i__1
S=2'b00 I0
S=2'b01 I1[1:0]
S=2'b10 I2[1:0]
S=2'b11 I3[1:0]
O[1:0]
S[1:0]
RTL_MUX
nxt_state_i__0
V=B"01", S=1'b1 I0[1:0]
V=B"10", S=default I1[1:0]
O[1:0]
S
RTL_MUX
state_reg[1:0]
CLR
C
D
Q
RTL_REG_ASYNC
out_i
S=2'b11 I0
S=default I1
O
S[1:0]
RTL_MUX
out