

File View Source OneTrace Simulation Tools Window Help

Instance

| Hierarchy         | Module            |
|-------------------|-------------------|
| shifter_testbench | shifter_testbench |
| dut               | shifter           |

\*Src1:shifter\_testbench(/home/dhruv/Downloads/RTL2GDSII/rtl\_simulation/full\_adder\_tb.v)


Line: 4

```
3 module shifter_testbench;
4     reg [7:0] din;
5     reg Clock, dir;
6     reg [2:0] n;
7     wire [7:0] dout;
8
9 // Instantiate the module under test
10 shifter dut (.din(din), .clk(Clock), .dir(dir), .n(n), .dout(dout));
11
12 // Clock generation
13 always #5 Clock = ~Clock; // Clock signal with a period of 10 ns
14
15 // Stimulus
16 initial begin
17     $fsdbDumpvars();
18
19 //Tool specific command. Creates novas.fsd file. Used for waveform generation
20 //// Reset inputs
21 //
22     Clock <= 0;
23     din <= 0;
24     dir <= 0;
25     n <= 0;
26
27 // Apply test cases
28     #20
29     din <= 8'b10010001;
30     dir <= 1;
31     n <= 3'b101;
32
33     #20
34     din <= 8'b10110101;
35     dir <= 0;
36     n <= 3'b011;
37
38     #100 $finish;
39
40 end
```


\*&lt;nWave:2&gt; /home/dhruv/Downloads/RTL2GDSII/rtl\_simulation/novas.fsd

File Signal View Waveform Analog Tools Window

x Ins 100 By: f 100 Go to: G1



Message OneSearch \*&lt;nWave:2&gt; novas.fsd



```
dc_shell> start_gui
Current design is 'full_adder'.
Current design is 'full_adder'.
dc_shell> start_gui
Current design is 'full_adder'.
Current design is 'full_adder'.
dc_shell>
```

Log History

dc\_shell>



View Settings

Layout.1

Apply

100% Level 0

Objects Layers Settings


☐ Only select highlighted


Filter objects by type name

Arrange By Default

- ☐ Block
- ☐ Core Area
- ☐ Port
- ☒ Terminal
- ☒ Cell
- ☒ Fill Cell
- ☒ Pin
- ☐ Site Array
- ☒ Site Row
- ☒ Bound
- ☐ Placement Attraction
- ☒ Voltage Area
- ☒ Route
  - ☐ Shape
  - ☒ Via
- ☒ Net Type
- ☒ Shape Use
- ☒ Topology
- ☐ Track
- ☒ Blockage
  - ☒ PG Region
  - ☐ RP Group
  - ☐ RP Blockage
- ☒ Guide
  - ☒ Routing Corridor
- ☒ Manufacturing Shape
  - ☒ Bump Plan
    - ☒ Bump Region
    - ☒ Pseudo Bump
    - ☒ Pseudo TSV
  - ☒ Net Type
  - ☒ Side

Preset: Default

Query ☒ Map☒ Annotations 



View Settings

Layout.1

Apply

100% Level 0

Objects Layers Settings

☐ Only select highlighted


Filter objects by type name



Arrange By Default

- ☐ Block
- ☐ Core Area
- ☐ Port
- ☒ Terminal
- ☐ Cell
- ☐ Fill Cell
- ☐ Pin
- ☐ Site Array
- ☐ Site Row
- ☐ Bound
- ☐ Placement Attraction
- ☐ Voltage Area
- ☐ Route
  - ☐ Shape
  - ☐ Via
- ☐ Net Type
- ☐ Shape Use
- ☐ Topology
- ☐ Track
- ☐ Blockage
- ☐ PG Region
- ☐ RP Group
- ☐ RP Blockage
- ☐ Guide
- ☐ Routing Corridor
- ☐ Manufacturing Shape
- ☐ Bump Plan
  - ☐ Bump Region
  - ☐ Pseudo Bump
  - ☐ Pseudo TSV
- ☐ Net Type
- ☐ Side

Preset ☒ Default







## View Settings

Layout.1

Apply

100%

Level 0

Objects

Layers

Settings

☐ Only select highlighted

Filter objects by type name

Arrange By Default

☐ Bound☐ Placement Attraction☒ Voltage Area☐ Route☐ Shape☐ Via☐ Net Type☐ Shape Use☐ Topology☐ Track☐ Blockage☐ PG Region☐ RP Group☐ RP Blockage☐ Guide☐ Routing Corridor☐ Manufacturing Shape☐ Bump Plan☐ Bump Region☐ Pseudo Bump☐ Pseudo TSV☐ Net Type☐ Side☐ Metal Area☐ Via Region☐ Edit Group☐ Tap☐ Text☐ Annotation☐ Ruler☐ Labels

Preset Default