Lab 5 Report

Name: Dhruv Sandesara

UT EID: djs3967

Section: 15295

Checklist:

```
Part 1 -
      Design file (.v) for the Ripple Carry Adder
  i.
     `timescale 1ns / 1ps
  ii.
      iii.
     ///
 iv. // Company:
  v. // Engineer:
 vi. //
 vii. // Create Date: 04/06/2018 02:57:29 PM
viii. // Design Name:
 ix. // Module Name: RCA_4bits
  x. // Project Name:
 xi. // Target Devices:
 xii. // Tool Versions:
xiii. // Description:
xiv. //
 xv. // Dependencies:
xvi. //
xvii. // Revision:
xviii. // Revision 0.01 - File Created
     // Additional Comments:
xix.
```

```
//
   XX.
        xxi.
        ///
  xxii.
  xxiii.
        module RCA 4bits(
  xxiv.
  XXV.
          input clk,
          input enable,
  xxvi.
 xxvii.
          input [3:0] A,
          input [3:0] B,
xxviii.
  xxix.
          input Cin,
  XXX.
          output [4:0]Q
          );
  xxxi.
 xxxii.
xxxiii.
          wire cout0, cout1, cout2;
xxxiv.
             wire [4:0] Data;
            full adder f0 (.A(A[0]), .B(B[0]), .Cin(Cin), .S(Data[0]), .Cout(cout0));
 XXXV.
            full_adder f1 (.A(A[1]), .B(B[1]), .Cin(cout0), .S(Data[1]), .Cout(cout1));
xxxvi.
            full adder f2 (.A(A[2]), .B(B[2]), .Cin(cout1), .S(Data[2]), .Cout(cout2));
xxxvii.
            full_adder f3 (.A(A[3]), .B(B[3]), .Cin(cout2), .S(Data[3]), .Cout(Data[4]));
xxxviii.
 xxxix.
            register logic r0 (.clk(clk), .enable(enable), .Data(Data), .Q(Q));
   χl.
   xli.
  xlii.
  xliii.
  xliv.
        Endmodule
  xlv.
        `timescale 1ns / 1ps
  xlvi.
        ///
        // Company:
 xlvii.
        // Engineer:
 xlviii.
  xlix.
        // Create Date: 04/06/2018 02:59:43 PM
    Ι.
```

```
// Design Name:
   li.
      // Module Name: full adder
   lii.
       // Project Name:
  liii.
        // Target Devices:
  liv.
       // Tool Versions:
   lv.
       // Description:
  lvi.
       //
  lvii.
       // Dependencies:
  lviii.
      //
  lix.
       // Revision:
   lx.
        // Revision 0.01 - File Created
  lxi.
  lxii.
        // Additional Comments:
 lxiii.
        lxiv.
        ///
  lxv.
 lxvi.
        module full_adder(
 lxvii.
lxviii.
          input A,B,Cin,
          output reg S,Cout
  lxix.
  lxx.
          );
  lxxi.
          reg [1:0]out;
 lxxii.
          always@(*)begin
lxxiii.
lxxiv.
          out = A+B+Cin;
 lxxv.
          assign S= out[0];
          assign Cout= out[1];
lxxvi.
lxxvii.
lxxviii.
          //{Cout,S}= A+B+Cin;
lxxix.
 lxxx.
lxxxi.
lxxxii.
          end
```

```
lxxxiii.
lxxxiv.
       Endmodule
 lxxxv.
       `timescale 1ns / 1ps
        lxxxvi.
        ///
       // Company:
lxxxvii.
       // Engineer:
lxxxviii.
       //
lxxxix.
       // Create Date: 04/06/2018 03:01:08 PM
   XC.
   xci. // Design Name:
        // Module Name: register_logic
  xcii.
  xciii.
       // Project Name:
       // Target Devices:
  xciv.
        // Tool Versions:
  XCV.
       // Description:
  xcvi.
 xcvii.
       // Dependencies:
 xcviii.
       //
  xcix.
        // Revision:
    C.
   ci.
        // Revision 0.01 - File Created
   cii.
        // Additional Comments:
   ciii.
        //
        civ.
        ///
   CV.
   cvi.
        module register_logic(
  cvii.
          input clk,
  cviii.
          input enable,
   cix.
          input [4:0] Data,
   CX.
          output reg [4:0] Q
   cxi.
  cxii.
          );
  cxiii.
```

```
initial begin
  cxiv.
             Q \le 0;
   CXV.
  cxvi.
           end
           always @(posedge clk)
  cxvii.
 cxviii.
            if(enable)
              Q <= Data;
  cxix.
   CXX.
  cxxi.
         Endmodule
  cxxii.
 cxxiii.
        Test-bench
        `timescale 1ns / 1ps
 cxxiv.
        CXXV.
        ///
 cxxvi. // Company:
       // Engineer:
 cxxvii.
cxxviii.
        // Create Date: 04/06/2018 03:24:05 PM
 cxxix.
  cxxx. // Design Name:
 cxxxi. // Module Name: tb RCA 4bits
 cxxxii. // Project Name:
cxxxiii. // Target Devices:
cxxxiv. // Tool Versions:
 cxxxv. // Description:
cxxxvi. //
       // Dependencies:
cxxxvii.
        //
cxxxviii.
cxxxix. // Revision:
   cxl. // Revision 0.01 - File Created
   cxli. // Additional Comments:
  cxlii.
        //
```

```
cxliii.
        ///
cxliv.
 cxlv.
        module tb_RCA_4bits;
cxlvi.
         reg clk;
cxlvii.
      reg enable;
cxlviii.
         reg [3:0] A;
cxlix.
         reg [3:0] B;
   cl.
  cli.
         reg Cin;
  clii.
         wire [4:0] Q;
 cliii.
 cliv.
  clv.
          RCA_4bits uut (
 clvi.
           .clk(clk),
 clvii.
           .enable(enable),
clviii.
           .A(A),
 clix.
           .B(B),
           .Cin(Cin),
  clx.
 clxi.
           .Q(Q)
 clxii.
         );
clxiii.
         initial begin
clxiv.
         clk = 0;
 clxv.
      enable = 0;
clxvi.
      A = 4'b0000;
clxvii.
         B = 4'b0000;
clxviii.
         Cin = 0;
clxix.
 clxx.
         #50;
clxxi.
         enable = 1;
clxxii.
      A = 4'b0001;
clxxiii.
clxxiv.
         B = 4'b0101;
```

```
Cin = 0;
  clxxv.
  clxxvi.
 clxxvii.
            #50;
 clxxviii.
           A = 4'b0111;
            B = 4'b0111;
  clxxix.
            Cin = 0;
  clxxx.
  clxxxi.
 clxxxii.
            #50;
 clxxxiii.
         A = 4'b1000;
         B = 4'b0111;
 clxxxiv.
            Cin = 1;
 clxxxv.
 clxxxvi.
clxxxvii.
           #50;
clxxxviii.
           A = 4'b1100;
            B = 4'b0010;
 clxxxix.
            Cin = 0;
    CXC.
    cxci.
            #50;
   cxcii.
  cxciii.
           A = 4'b1000;
            B = 4'b1000;
  cxciv.
            Cin = 1;
   CXCV.
  cxcvi.
            #50;
  cxcvii.
         A = 4'b1001;
 cxcviii.
   cxcix.
            B = 4'b1010;
            Cin = 1;
     CC.
     cci.
            #50;
    ccii.
           A = 4'b1111;
    cciii.
             B = 4'b1111;
    cciv.
            Cin = 0;
    CCV.
    ccvi.
   ccvii.
            end
```

ccviii.

ccix. always

ccx. #5 clk = ~clk;

ccxi.

ccxii.

ccxiii. endmodule

ccxiv. Complete Table 1 from the simulation

A[3:0]	B[3:0]	Cin	Sum[3:0]	Cout
0001	0101	0	6	0
0111	0111	0	Е	0
1000	0111	1	0	1
1100	0100	0	Е	0
1000	1000	1	1	1
1001	1010	1	4	1
1111	1111	0	E	1

Table 1. Testcases for Ripple Carry Adder Verification

ccxv. Constraints File (Just the uncommented portion)

i. ## Clock signal

ii. set_property PACKAGE_PIN W5 [get_ports clk]

iii. set_property IOSTANDARD LVCMOS33 [get_ports clk]

iv. create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5}
 [get_ports clk]

٧.

vi. ## Switches

vii. set_property PACKAGE_PIN V17 [get_ports {A[0]}]

viii. set_property IOSTANDARD LVCMOS33 [get_ports {A[0]}]

ix. set_property PACKAGE_PIN V16 [get_ports {A[1]}]

x. set_property IOSTANDARD LVCMOS33 [get_ports {A[1]}]

xi. set property PACKAGE PIN W16 [get ports {A[2]}]


xii. set_property IOSTANDARD LVCMOS33 [get_ports {A[2]}]

xiii. set_property PACKAGE_PIN W17 [get_ports {A[3]}]

xiv. set_property IOSTANDARD LVCMOS33 [get_ports {A[3]}]

xv. set_property PACKAGE_PIN W15 [get_ports {B[0]}]

```
set property IOSTANDARD LVCMOS33 [get_ports {B[0]}]
  xvi.
  xvii.
        set property PACKAGE PIN V15 [get ports {B[1]}]
 xviii.
              set property IOSTANDARD LVCMOS33 [get_ports {B[1]}]
  xix.
        set property PACKAGE PIN W14 [get ports {B[2]}]
              set_property IOSTANDARD LVCMOS33 [get_ports {B[2]}]
   XX.
        set property PACKAGE PIN W13 [get ports {B[3]}]
  xxi.
  xxii.
              set property IOSTANDARD LVCMOS33 [get_ports {B[3]}]
        set property PACKAGE PIN V2 [get ports {Cin}]
 xxiii.
              set property IOSTANDARD LVCMOS33 [get ports {Cin}]
 xxiv.
        set property PACKAGE PIN U16 [get ports {Q[0]}]
  XXV.
 xxvi.
              set_property IOSTANDARD LVCMOS33 [get_ports {Q[0]}]
        set property PACKAGE PIN E19 [get ports {Q[1]}]
 xxvii.
              set property IOSTANDARD LVCMOS33 [get_ports {Q[1]}]
xxviii.
        set property PACKAGE PIN U19 [get ports {Q[2]}]
 xxix.
              set property IOSTANDARD LVCMOS33 [get ports {Q[2]}]
  XXX.
 xxxi.
        set property PACKAGE PIN V19 [get ports {Q[3]}]
              set property IOSTANDARD LVCMOS33 [get ports {Q[3]}]
 xxxii.
xxxiii.
        set property PACKAGE PIN W18 [get ports {Q[4]}]
xxxiv.
              set property IOSTANDARD LVCMOS33 [get_ports {Q[4]}]
        set property PACKAGE PIN U18 [get ports enable]
 XXXV.
xxxvi.
              set property IOSTANDARD LVCMOS33 [get_ports enable]
        Simulation waveform for the above test-cases
xxxvii.
```



Part 2 -

```
xxxviii.
          All the equations for C<sub>i</sub>'s and S<sub>i</sub>'s
 xxxix.
             assign P=A^B;
    χl.
             assign G=A&B;
    xli.
   xlii.
            assign C[0]= Cin;
            assign C[1]= G[0] | P[0]&Cin;
  xliii.
            assign C[2]= G[1]| P[1]&G[0]| P[1]&P[0]&Cin ;
  xliv.
            assign C[3]= G[2]| P[2]&G[1]| P[2]&P[1]&G[0]| P[2]&P[1]&P[0]&Cin;
   xlv.
            assign C[4]= G[3]| P[3]&G[2]| P[3]&P[2]&G[1]| P[3]&P[2]&P[1]&G[0]|
  xlvi.
          P[3]&P[2]&P[1]&P[0]&Cin;
  xlvii.
 xlviii.
             assign Data[0]= P[0]^C[0];
             assign Data[1]= P[1]^C[1];
  xlix.
     ١.
            assign Data[2]= P[2]^C[2];
             assign Data[3]= P[3]^C[3];
     li.
            assign Data[4]= C[4];
    lii.
```

```
Design files (.v) for the Carry Lookahead Adder and Register Logic
liii.
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 04/06/2018 03:51:09 PM
// Design Name:
// Module Name: CLA_4bits
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
```

module CLA_4bits(input clk, input enable, input [3:0] A, input [3:0] B, input Cin, output [4:0]Q); wire [4:0] Data; wire [3:0] P; wire [3:0] G; wire [4:0] C; assign P=A^B; assign G=A&B; assign C[0]= Cin; assign C[1]= G[0]| P[0]&Cin; assign C[2]= G[1]| P[1]&G[0]| P[1]&P[0]&Cin ;

```
assign C[3]= G[2]| P[2]&G[1]| P[2]&P[1]&G[0]| P[2]&P[1]&P[0]&Cin;
 assign C[4]=G[3]|P[3]\&G[2]|P[3]\&P[2]\&G[1]|P[3]\&P[2]\&P[1]\&G[0]|
P[3]&P[2]&P[1]&P[0]&Cin;
 assign Data[0]= P[0]^C[0];
 assign Data[1]= P[1]^C[1];
 assign Data[2]= P[2]^C[2];
 assign Data[3]= P[3]^C[3];
 assign Data[4]= C[4];
  register_logic r0 (.clk(clk), .enable(enable), .Data(Data), .Q(Q));
endmodule
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 04/06/2018 03:52:58 PM
// Design Name:
```

```
// Module Name: register_logic
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module register_logic(
 input clk,
 input enable,
 input [4:0] Data,
 output reg [4:0] Q
 );
```

```
initial begin
    Q \le 0;
   end
   always @(posedge clk)
    if(enable)
      Q <= Data;
 Endmodule
 liv.
      Test-bench
  lv. `timescale 1ns / 1ps
 lvi.
      ///
 lvii. // Company:
      // Engineer:
lviii.
      //
 lix.
 lx. // Create Date: 04/06/2018 03:55:54 PM
 lxi. // Design Name:
      // Module Name: tb_CLA_4bits
 lxii.
      // Project Name:
lxiii.
lxiv. // Target Devices:
 lxv. // Tool Versions:
lxvi. // Description:
lxvii. //
    // Dependencies:
lxviii.
```

```
lxix.
         //
         // Revision:
   lxx.
         // Revision 0.01 - File Created
   lxxi.
         // Additional Comments:
  lxxii.
  lxxiii.
         //
         lxxiv.
         ///
  lxxv.
 lxxvi.
         module tb_CLA_4bits();
 lxxvii.
         reg clk;
 lxxviii.
  lxxix.
         reg enable;
         reg [3:0] A;
  lxxx.
         reg [3:0] B;
  lxxxi.
 lxxxii.
         reg Cin;
         wire [4:0] Q;
 lxxxiii.
 lxxxiv.
 lxxxv.
          CLA_4bits uut (
lxxxvi.
           .clk(clk),
lxxxvii.
lxxxviii.
           .enable(enable),
lxxxix.
          .A(A),
           .B(B),
    XC.
           .Cin(Cin),
   xci.
   xcii.
           .Q(Q)
  xciii.
         );
         initial begin
  xciv.
   XCV.
         clk = 0;
  xcvi.
 xcvii. enable = 0;
 xcviii. A = 4'b0000;
         B = 4'b0000;
  xcix.
         Cin = 0;
     c.
```

```
ci.
   cii.
          #50;
   ciii.
          enable = 1;
         A = 4'b0000;
   civ.
          B = 4'b0101;
   CV.
   cvi.
          Cin = 0;
  cvii.
  cviii.
          #50;
         A = 4'b0101;
   cix.
          B = 4'b0111;
   CX.
   cxi.
          Cin = 0;
  cxii.
  cxiii.
         #50;
         A = 4'b1000;
  cxiv.
         B = 4'b0111;
  CXV.
         Cin = 1;
  cxvi.
 cxvii.
 cxviii.
         #50;
  cxix.
         A = 4'b1001;
          B = 4'b0100;
  CXX.
  cxxi.
         Cin = 0;
 cxxii.
          #50;
 cxxiii.
         A = 4'b1000;
 cxxiv.
 CXXV.
         B = 4'b1000;
cxxvi.
         Cin = 1;
cxxvii.
cxxviii.
         #50;
        A = 4'b1101;
 cxxix.
         B = 4'b1010;
 CXXX.
         Cin = 1;
 cxxxi.
cxxxii.
cxxxiii.
         #50;
```

cxxxiv. A = 4'b1110; cxxxv. B = 4'b1111;

cxxxvi. Cin = 0;

cxxxvii.

cxxxviii. end

cxxxix.

cxl. always

cxli. $#5 clk = \sim clk$;

cxlii.

cxliii.

cxliv.

cxlv. Endmodule

cxlvi. Complete Table 2 from the simulation

A[3:0]	B[3:0]	Cin	Sum[3:0]	Cout
0000	0101	0	5	0
0101	0111	0	С	0
1000	0111	1	0	1
1001	0100	0	D	0
1000	1000	1	1	1
1101	1010	1	8	1
1110	1111	0	D	1

 Table 2. Testcases for Carry Lookahead Adder Verification

cxlvii. Constraints File (Just the uncommented portion)

cxlviii. ## Clock signal

cxlix. set_property PACKAGE_PIN W5 [get_ports clk]

cl. set_property IOSTANDARD LVCMOS33 [get_ports clk]


cli. create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]

... [get_ports

clii.


```
cliii.
         ## Switches
   cliv.
         set property PACKAGE PIN V17 [get ports {A[0]}]
   clv.
                set property IOSTANDARD LVCMOS33 [get_ports {A[0]}]
   clvi.
         set property PACKAGE PIN V16 [get ports {A[1]}]
               set property IOSTANDARD LVCMOS33 [get ports {A[1]}]
  clvii.
  clviii.
         set property PACKAGE PIN W16 [get ports {A[2]}]
   clix.
               set property IOSTANDARD LVCMOS33 [get ports {A[2]}]
         set property PACKAGE PIN W17 [get ports {A[3]}]
   clx.
   clxi.
                set property IOSTANDARD LVCMOS33 [get_ports {A[3]}]
         set property PACKAGE PIN W15 [get ports {B[0]}]
  clxii.
  clxiii.
               set property IOSTANDARD LVCMOS33 [get ports {B[0]}]
  clxiv.
         set property PACKAGE PIN V15 [get ports {B[1]}]
  clxv.
               set property IOSTANDARD LVCMOS33 [get ports {B[1]}]
         set property PACKAGE PIN W14 [get ports {B[2]}]
  clxvi.
 clxvii.
               set property IOSTANDARD LVCMOS33 [get_ports {B[2]}]
         set property PACKAGE PIN W13 [get ports {B[3]}]
 clxviii.
  clxix.
                set property IOSTANDARD LVCMOS33 [get_ports {B[3]}]
  clxx.
         set property PACKAGE PIN V2 [get ports {Cin}]
  clxxi.
               set property IOSTANDARD LVCMOS33 [get_ports {Cin}]
         set property PACKAGE PIN U16 [get ports {Q[0]}]
 clxxii.
 clxxiii.
               set property IOSTANDARD LVCMOS33 [get ports {Q[0]}]
         set property PACKAGE PIN E19 [get ports {Q[1]}]
 clxxiv.
 clxxv.
                set property IOSTANDARD LVCMOS33 [get_ports {Q[1]}]
         set property PACKAGE PIN U19 [get ports {Q[2]}]
 clxxvi.
                set property IOSTANDARD LVCMOS33 [get_ports {Q[2]}]
clxxvii.
clxxviii.
         set property PACKAGE PIN V19 [get ports {Q[3]}]
               set property IOSTANDARD LVCMOS33 [get ports {Q[3]}]
 clxxix.
         set property PACKAGE PIN W18 [get ports {Q[4]}]
 clxxx.
 clxxxi.
               set property IOSTANDARD LVCMOS33 [get_ports {Q[4]}]
         set property PACKAGE PIN U18 [get ports enable]
clxxxii.
```


clxxxiii. set_property IOSTANDARD LVCMOS33 [get_ports enable] clxxxiv. Simulation waveform for the above test-cases



Part 3 -

clxxxv. Screenshots of the gate-level schematics for both the adder techniques





clxxxvi. Delay and area for both the adder techniques showing all the work

clxxxvii. Gate Delay (ns) Area

clxxxviii. XOR 3

clxxxix. AND 3 4

cxc. OR 2 4

cxci. Table 3. Sample Delay and Area Values for Various

Part 2:

18 And Gates

5 XOR Gates

10 OR Gates

Area is 18*4 + 5*6 + 10*4= 142

Max Path is 6 And&XOR gates deep which is 6*3 is 18ns

Part 1:

1 Full Adder has: 2* XOR, 2* And, and 1 OR;

MaX Delay per Adder is 1 XOR, 1AND, And 1 OR.

There fore

AREa is 2*6+2*4+4= 24

Delay is 3+3+2= 8

As we use 4 adders we get

Area is 4*24=96

Delay is 4*8= 32ns;

cxcii. Brief conclusion regarding the pros and cons of each of the techniques

Carry Ahead Looker: Pros is that it is fast due to minimal gate delay. Cons is that there are way too many gates used

Carry Ripple Ahead: Pros is that it uses less gates. Cons is that there is a O(n) gate delay as the MSB has to wait on the Carry bits from the lesser significat bits.

Note —> The Verilog codes and the uncommented portions of the constraint files should be copied in your lab report and the **actual Verilog (.v), Constraint (.xdc) files and Bitstream (.bit) files** need to be zipped and submitted as well on Canvas. You are not allowed to change your codes after final submission as the TAs may download the submitted codes or bitstream files from Canvas during checkouts. For the truth Table, K-maps minimizations and algebraic expressions, you are free to draw them on paper and then put the pictures in your lab report, but please make sure it is legible for the TAs to grade it properly.