LAB 4 Report

Name: Dhruv Sandesara


UT EID: djs3967

Section: 15295 (Lab Wednesday 12-1)

Checklist:

Part 1 -


i. Simulation waveform of the Flight Attendant Call System for behavioral as well as dataflow modelling



ii. K-map for minimizing the expression for next_state for dataflow modelling

below

iii.



iv. Boolean expression for next_state for dataflow modelling above

v. Completed design file (.v) for dataflow modelling

`timescale 1ns / 1ps

```
// Company:
// Engineer:
//
// Create Date: 03/06/2018 07:08:25 PM
// Design Name:
// Module Name: flight_attendant_call_system_dataflow
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module flight_attendant_call_system_dataflow(
  input wire clk,
```

```
input wire call_button,
  input wire cancel_button,
  output reg light_state
 );
  wire next_state;
assign next_state= call_button|(~cancel_button&light_state);
always@(posedge clk) begin
    light_state<=next_state;</pre>
end
endmodule
```

```
Part 2 -
  vi.
        State Diagram of the Rising Edge Detector
above
       Completed design files (.v) including the top module and clock divider
  vii.
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 03/07/2018 12:04:57 AM
// Design Name:
// Module Name: rising_edge_detector
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
```

```
// Additional Comments:
//
module rising_edge_detector(
 input clk,
 input reset,
 input signal,
 output reg outedge
 );
 wire slow_clk;
 reg[1:0] state;
 reg[1:0] next_state;
 clkdiv c1(clk, reset,slow_clk);
 always @(state) begin
 case(state)
```

```
2'b00 : begin
  outedge= 1'b0;
  if(~signal)
    next_state= 2'b00;
  else
    next_state= 2'b01;
  end
2'b01 : begin
outedge= 1'b1;
next_state= 2'b10;
end
2'b10: begin
outedge= 1'b0;
next_state= 2'b01;
```

```
end
  default: begin
    next_state=2'b00;
    outedge= 1'b0;
    end
endcase
end
always @(posedge clk) begin
  if(reset)begin
    state <= 2'b00;
    next_state <= 2'b00;</pre>
    end
  else
    state <= next_state;</pre>
    end
```


```
endmodule
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 03/07/2018 12:12:33 AM
// Design Name:
// Module Name: clkdiv
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
```

```
//
module clkdiv(
 input clk,
 input reset,
 output clk_out
 );
 reg [26:0] COUNT;
 assign clk_out= COUNT[16];
 always @(posedge clk)
 begin
 // if (reset)
 // COUNT=0;
 //else
   COUNT=COUNT+1;
   end
```

```
endmodule
   viii. Test-bench of the system
`timescale 1ns / 1ps
module tb_rising_edge_detector;
reg clk;
reg signal;
reg reset;
wire outedge;
rising_edge_detector u1(
  .clk(clk),
  .signal(signal),
  .reset(reset),
  .outedge(outedge)
);
```

```
clkdiv u2(
  .clk(clk)
);
initial
begin
clk = 0;
signal = 0;
reset = 1;
#10
signal = 0;
reset = 0;
#30
signal = 1;
reset = 0;
```

#40 signal = 1; reset = 0; #40 signal = 0; reset = 0; end always #5 clk = ~clk; endmodule Simulation waveform ix.



x. Constraints File (Just the uncommented portion)

This file is a general .xdc for the Basys3 rev B board

To use it in a project:

- uncomment the lines corresponding to used pins

```
## - rename the used ports (in each line, after get ports) according to the top level
signal names in the project
## Clock signal
set property PACKAGE PIN W5 [get ports clk]
      set property IOSTANDARD LVCMOS33 [get_ports clk]
      create clock -add -name sys clk pin -period 10.00 -waveform {0 5}
[get ports clk]
## Switches
set property PACKAGE PIN V17 [get ports {signal}]
      set property IOSTANDARD LVCMOS33 [get_ports {signal}]
#set property PACKAGE PIN V16 [get ports {sw[1]}]
      #set property IOSTANDARD LVCMOS33 [get ports {sw[1]}]
#set property PACKAGE PIN W16 [get ports {sw[2]}]
      #set property IOSTANDARD LVCMOS33 [get ports {sw[2]}]
#set property PACKAGE PIN W17 [get ports {sw[3]}]
      #set property IOSTANDARD LVCMOS33 [get ports {sw[3]}]
#set_property PACKAGE_PIN W15 [get_ports {sw[4]}]
      #set property IOSTANDARD LVCMOS33 [get ports {sw[4]}]
#set property PACKAGE PIN V15 [get ports {sw[5]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {sw[5]}]
```

```
#set property PACKAGE PIN W14 [get ports {sw[6]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {sw[6]}]
#set property PACKAGE PIN W13 [get ports {sw[7]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {sw[7]}]
#set property PACKAGE PIN V2 [get ports {sw[8]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {sw[8]}]
#set property PACKAGE PIN T3 [get ports {sw[9]}]
     #set property IOSTANDARD LVCMOS33 [get ports {sw[9]}]
#set property PACKAGE PIN T2 [get ports {sw[10]}]
     #set property IOSTANDARD LVCMOS33 [get ports {sw[10]}]
#set property PACKAGE PIN R3 [get ports {sw[11]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {sw[11]}]
#set property PACKAGE PIN W2 [get ports {sw[12]}]
     #set property IOSTANDARD LVCMOS33 [get ports {sw[12]}]
#set property PACKAGE PIN U1 [get ports {sw[13]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {sw[13]}]
#set property PACKAGE PIN T1 [get ports {sw[14]}]
     #set property IOSTANDARD LVCMOS33 [get ports {sw[14]}]
#set property PACKAGE PIN R2 [get ports {sw[15]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {sw[15]}]
```

```
## LEDs
set property PACKAGE PIN U16 [get ports {outedge}]
      set_property IOSTANDARD LVCMOS33 [get_ports {outedge}]
#set property PACKAGE PIN E19 [get ports {led[1]}]
      #set property IOSTANDARD LVCMOS33 [get ports {led[1]}]
#set property PACKAGE PIN U19 [get ports {led[2]}]
      #set property IOSTANDARD LVCMOS33 [get ports {led[2]}]
#set property PACKAGE PIN V19 [get ports {led[3]}]
      #set property IOSTANDARD LVCMOS33 [get ports {led[3]}]
#set property PACKAGE PIN W18 [get ports {led[4]}]
      #set_property IOSTANDARD LVCMOS33 [get_ports {led[4]}]
#set property PACKAGE PIN U15 [get ports {led[5]}]
      #set property IOSTANDARD LVCMOS33 [get ports {led[5]}]
#set_property PACKAGE_PIN U14 [get_ports {led[6]}]
      #set_property IOSTANDARD LVCMOS33 [get_ports {led[6]}]
#set_property PACKAGE_PIN V14 [get_ports {led[7]}]
      #set_property IOSTANDARD LVCMOS33 [get_ports {led[7]}]
#set property PACKAGE PIN V13 [get ports {led[8]}]
      #set property IOSTANDARD LVCMOS33 [get ports {led[8]}]
#set property PACKAGE PIN V3 [get ports {led[9]}]
      #set property IOSTANDARD LVCMOS33 [get ports {led[9]}]
#set property PACKAGE PIN W3 [get ports {led[10]}]
```

```
#set_property IOSTANDARD LVCMOS33 [get_ports {led[10]}]
#set property PACKAGE PIN U3 [get ports {led[11]}]
     #set property IOSTANDARD LVCMOS33 [get ports {led[11]}]
#set_property PACKAGE_PIN P3 [get_ports {led[12]}]
     #set property IOSTANDARD LVCMOS33 [get ports {led[12]}]
#set property PACKAGE PIN N3 [get ports {led[13]}]
     #set property IOSTANDARD LVCMOS33 [get ports {led[13]}]
#set property PACKAGE PIN P1 [get ports {led[14]}]
     #set property IOSTANDARD LVCMOS33 [get ports {led[14]}]
#set property PACKAGE PIN L1 [get ports {led[15]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {led[15]}]
##7 segment display
#set property PACKAGE PIN W7 [get ports {seg[0]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {seg[0]}]
#set property PACKAGE PIN W6 [get ports {seg[1]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {seg[1]}]
#set property PACKAGE PIN U8 [get ports {seg[2]}]
     #set property IOSTANDARD LVCMOS33 [get ports {seg[2]}]
#set property PACKAGE PIN V8 [get ports {seg[3]}]
     #set property IOSTANDARD LVCMOS33 [get ports {seg[3]}]
```

```
#set_property PACKAGE_PIN U5 [get_ports {seg[4]}]
     #set property IOSTANDARD LVCMOS33 [get ports {seg[4]}]
#set property PACKAGE PIN V5 [get ports {seg[5]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {seg[5]}]
#set_property PACKAGE_PIN U7 [get_ports {seg[6]}]
     #set property IOSTANDARD LVCMOS33 [get ports {seg[6]}]
#set_property PACKAGE_PIN V7 [get_ports dp]
     #set property IOSTANDARD LVCMOS33 [get ports dp]
#set property PACKAGE PIN U2 [get ports {an[0]}]
     #set property IOSTANDARD LVCMOS33 [get ports {an[0]}]
#set property PACKAGE PIN U4 [get ports {an[1]}]
     #set property IOSTANDARD LVCMOS33 [get ports {an[1]}]
#set property PACKAGE PIN V4 [get ports {an[2]}]
     #set property IOSTANDARD LVCMOS33 [get ports {an[2]}]
#set property PACKAGE PIN W4 [get ports {an[3]}]
     #set property IOSTANDARD LVCMOS33 [get ports {an[3]}]
```

##Buttons

```
set_property PACKAGE_PIN U18 [get_ports reset]
     set property IOSTANDARD LVCMOS33 [get ports reset]
#set_property PACKAGE_PIN T18 [get_ports btnU]
     #set_property IOSTANDARD LVCMOS33 [get_ports btnU]
#set property PACKAGE PIN W19 [get ports btnL]
     #set property IOSTANDARD LVCMOS33 [get ports btnL]
#set_property PACKAGE_PIN T17 [get_ports btnR]
     #set property IOSTANDARD LVCMOS33 [get ports btnR]
#set property PACKAGE PIN U17 [get ports btnD]
     #set_property IOSTANDARD LVCMOS33 [get_ports btnD]
##Pmod Header JA
##Sch name = JA1
#set_property PACKAGE_PIN J1 [get_ports {JA[0]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JA[0]}]
##Sch name = JA2
#set property PACKAGE PIN L2 [get ports {JA[1]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JA[1]}]
```

```
##Sch name = JA3
#set property PACKAGE PIN J2 [get ports {JA[2]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JA[2]}]
##Sch name = JA4
#set property PACKAGE PIN G2 [get ports {JA[3]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {JA[3]}]
##Sch name = JA7
#set_property PACKAGE_PIN H1 [get_ports {JA[4]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JA[4]}]
##Sch name = JA8
#set_property PACKAGE_PIN K2 [get_ports {JA[5]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JA[5]}]
##Sch name = JA9
#set property PACKAGE PIN H2 [get ports {JA[6]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JA[6]}]
##Sch name = JA10
#set property PACKAGE PIN G3 [get ports {JA[7]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JA[7]}]
```

##Pmod Header JB

```
##Sch name = JB1
#set property PACKAGE PIN A14 [get ports {JB[0]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JB[0]}]
##Sch name = JB2
#set property PACKAGE PIN A16 [get ports {JB[1]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {JB[1]}]
##Sch name = JB3
#set property PACKAGE PIN B15 [get ports {JB[2]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JB[2]}]
##Sch name = JB4
#set property PACKAGE PIN B16 [get ports {JB[3]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JB[3]}]
##Sch name = JB7
#set property PACKAGE PIN A15 [get ports {JB[4]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JB[4]}]
##Sch name = JB8
#set property PACKAGE PIN A17 [get ports {JB[5]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JB[5]}]
##Sch name = JB9
#set property PACKAGE PIN C15 [get ports {JB[6]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JB[6]}]
##Sch name = JB10
```

```
#set_property PACKAGE_PIN C16 [get_ports {JB[7]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JB[7]}]
##Pmod Header JC
##Sch name = JC1
#set_property PACKAGE_PIN K17 [get_ports {JC[0]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JC[0]}]
##Sch name = JC2
#set_property PACKAGE_PIN M18 [get_ports {JC[1]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JC[1]}]
##Sch name = JC3
#set property PACKAGE PIN N17 [get ports {JC[2]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JC[2]}]
##Sch name = JC4
#set property PACKAGE PIN P18 [get ports {JC[3]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {JC[3]}]
##Sch name = JC7
#set property PACKAGE PIN L17 [get ports {JC[4]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JC[4]}]
##Sch name = JC8
```

```
#set_property PACKAGE_PIN M19 [get_ports {JC[5]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JC[5]}]
##Sch name = JC9
#set property PACKAGE PIN P17 [get ports {JC[6]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JC[6]}]
##Sch name = JC10
#set property PACKAGE PIN R18 [get ports {JC[7]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JC[7]}]
##Pmod Header JXADC
##Sch name = XA1 P
#set property PACKAGE PIN J3 [get ports {JXADC[0]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JXADC[0]}]
##Sch name = XA2 P
#set_property PACKAGE_PIN L3 [get_ports {JXADC[1]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JXADC[1]}]
##Sch name = XA3 P
#set property PACKAGE PIN M2 [get ports {JXADC[2]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JXADC[2]}]
##Sch name = XA4P
#set property PACKAGE PIN N2 [get ports {JXADC[3]}]
```

```
#set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[3]}]
##Sch name = XA1 N
#set property PACKAGE PIN K3 [get ports {JXADC[4]}]
     #set property IOSTANDARD LVCMOS33 [get_ports {JXADC[4]}]
##Sch name = XA2 N
#set_property PACKAGE_PIN M3 [get_ports {JXADC[5]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JXADC[5]}]
##Sch name = XA3 N
#set property PACKAGE PIN M1 [get ports {JXADC[6]}]
     #set property IOSTANDARD LVCMOS33 [get_ports {JXADC[6]}]
##Sch name = XA4 N
#set property PACKAGE PIN N1 [get ports {JXADC[7]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JXADC[7]}]
##VGA Connector
#set property PACKAGE PIN G19 [get ports {vgaRed[0]}]
     #set property IOSTANDARD LVCMOS33 [get ports {vgaRed[0]}]
#set property PACKAGE PIN H19 [get ports {vgaRed[1]}]
     #set property IOSTANDARD LVCMOS33 [get ports {vgaRed[1]}]
#set property PACKAGE PIN J19 [get ports {vgaRed[2]}]
```

```
#set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[2]}]
#set property PACKAGE PIN N19 [get ports {vgaRed[3]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {vgaRed[3]}]
#set property PACKAGE PIN N18 [get ports {vgaBlue[0]}]
     #set property IOSTANDARD LVCMOS33 [get ports {vgaBlue[0]}]
#set property PACKAGE PIN L18 [get ports {vgaBlue[1]}]
     #set property IOSTANDARD LVCMOS33 [get ports {vgaBlue[1]}]
#set property PACKAGE PIN K18 [get ports {vgaBlue[2]}]
     #set property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[2]}]
#set property PACKAGE PIN J18 [get ports {vgaBlue[3]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[3]}]
#set property PACKAGE PIN J17 [get ports {vgaGreen[0]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[0]}]
#set property PACKAGE PIN H17 [get ports {vgaGreen[1]}]
     #set property IOSTANDARD LVCMOS33 [get ports {vgaGreen[1]}]
#set_property PACKAGE_PIN G17 [get_ports {vgaGreen[2]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[2]}]
#set property PACKAGE PIN D17 [get ports {vgaGreen[3]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[3]}]
#set property PACKAGE PIN P19 [get ports Hsync]
     #set property IOSTANDARD LVCMOS33 [get ports Hsync]
```

```
#set property IOSTANDARD LVCMOS33 [get ports Vsync]
##USB-RS232 Interface
#set property PACKAGE PIN B18 [get ports RsRx]
     #set_property IOSTANDARD LVCMOS33 [get_ports RsRx]
#set property PACKAGE PIN A18 [get ports RsTx]
     #set property IOSTANDARD LVCMOS33 [get ports RsTx]
##USB HID (PS/2)
#set property PACKAGE PIN C17 [get ports PS2Clk]
     #set property IOSTANDARD LVCMOS33 [get ports PS2Clk]
     #set property PULLUP true [get ports PS2Clk]
#set_property PACKAGE_PIN B17 [get_ports PS2Data]
     #set property IOSTANDARD LVCMOS33 [get ports PS2Data]
     #set_property PULLUP true [get_ports PS2Data]
```

#set_property PACKAGE_PIN R19 [get_ports Vsync]

```
##Quad SPI Flash
##Note that CCLK 0 cannot be placed in 7 series devices. You can access it using
the
##STARTUPE2 primitive.
#set property PACKAGE PIN D18 [get ports {QspiDB[0]}]
     #set property IOSTANDARD LVCMOS33 [get ports {QspiDB[0]}]
#set property PACKAGE PIN D19 [get ports {QspiDB[1]}]
     #set property IOSTANDARD LVCMOS33 [get ports {QspiDB[1]}]
#set property PACKAGE PIN G18 [get ports {QspiDB[2]}]
     #set property IOSTANDARD LVCMOS33 [get ports {QspiDB[2]}]
#set property PACKAGE PIN F18 [get ports {QspiDB[3]}]
     #set property IOSTANDARD LVCMOS33 [get ports {QspiDB[3]}]
#set_property PACKAGE_PIN K19 [get_ports QspiCSn]
     #set property IOSTANDARD LVCMOS33 [get ports QspiCSn]
```

Part 3 -

xi. Completed design files (.v) of all the modules in the system

`timescale 1ns / 1ps

```
module clkdiv(
  input clk,
  input reset,
  output slow_clk
  );
  reg [25:0] COUNT;
  assign slow_clk = COUNT[25];
  always @(posedge clk) begin
    if(reset)
      COUNT = 0;
    else
      COUNT = COUNT + 1;
    end
endmodule
```

`timescale 1ns / 1ps

```
module hexto7segment(
  input [3:0] x,
  output reg [6:0] r
 );
  always @(*)
    case(x)
      4'b0000 : r = 7'b0000001;
      4'b0001: r = 7'b1001111;
      4'b0010: r = 7'b0010010;
      4'b0011: r = 7'b0000110;
      4'b0100 : r = 7'b1001100;
      4'b0101 : r = 7'b0100100;
      4'b0110 : r = 7'b0100000;
      4'b0111: r = 7'b0001111;
      4'b1000 : r = 7'b00000000;
      4'b1001: r = 7'b0001100;
      4'b1010 : r = 7'b1111111;
      4'b1011: r = 7'b1111111;
      4'b1100 : r = 7'b1111111;
      4'b1101 : r = 7'b1111111;
```

```
4'b1110 : r = 7'b1111111;
      4'b1111: r = 7'b1111111;
    endcase
endmodule
`timescale 1ns / 1ps
module tb_time_multiplexing_main;
  reg clk;
  reg reset;
  reg [15:0]sw;
  wire [3:0] an;
  wire [6:0] sseg;
time_multiplexing_main u1(
  .clk(clk),
  .reset(reset),
  .sw(sw),
  .an(an),
  .sseg(sseg)
);
```

```
initial begin
sw = 16'h0000;
clk = 0;
reset = 0;
#30
reset = 0;
sw = 16'h0008;
#30;
reset = 0;
sw = 16'h4321;
#30;
reset = 0;
sw = 16'h0002;
#30;
reset = 0;
```

```
sw = 16'h0302;
end
always
#5 clk = ~clk;
endmodule
`timescale 1ns / 1ps
module time_multiplexing_main(
  input clk,
  input reset,
  input [15:0] sw,
  output [3:0] an,
  output [6:0] sseg);
  wire [6:0] in0, in1, in2, in3;
  wire slow_clk;
```


```
hexto7segment c1 (.x(sw[3:0]), .r(in0));
hexto7segment c2 (.x(sw[7:4]), .r(in1));
hexto7segment c3 (.x(sw[11:8]), .r(in2));
hexto7segment c4 (.x(sw[15:12]), .r(in3));
clkdiv c5 (.clk(clk), .reset(reset), .slow_clk(slow_clk));
time_mux_state_machine c6(
  .clk (slow_clk),
  .reset (reset),
  .in0 (in0),
  .in1 (in1),
  .in2 (in2),
  .in3 (in3),
  .an (an),
  .sseg (sseg));
```

Endmodule

```
`timescale 1ns / 1ps
module time_mux_state_machine(
  input clk,
  input reset,
  input [6:0] in0,
  input [6:0] in1,
  input [6:0] in2,
  input [6:0] in3,
  output reg [3:0] an,
  output reg [6:0] sseg
  );
  reg [1:0] state;
  reg [1:0] next_state;
  always @(*) begin
    case(state)
      2'b00: next_state = 2'b01;
      2'b01: next_state = 2'b10;
      2'b10: next_state = 2'b11;
      2'b11: next_state = 2'b00;
```

```
endcase
end
always @(*) begin
  case(state)
    2'b00: sseg = in0;
    2'b01: sseg = in1;
    2'b10: sseg = in2;
    2'b11: sseg = in3;
  endcase
  case(state)
    2'b00: an = 4'b1110;
    2'b01: an = 4'b1101;
    2'b10: an = 4'b1011;
    2'b11: an = 4'b0111;
  endcase
end
always @(posedge clk or posedge reset) begin
  if(reset)
    state <= 2'b00;
```

```
else
     state <= next_state;
 end
endmodule
  xii. Test-bench of the system
Above
  xiii. Simulation waveform
```



xiv. Constraints File (Just the uncommented portion)

This file is a general .xdc for the Basys3 rev B board

To use it in a project:

- uncomment the lines corresponding to used pins

- rename the used ports (in each line, after get_ports) according to the top level signal names in the project

Clock signal

set_property PACKAGE_PIN W5 [get_ports {clk}]

```
set property IOSTANDARD LVCMOS33 [get_ports {clk}]
      create clock -add -name sys clk pin -period 10.00 -waveform {0 5}
[get_ports {clk}]
## Switches
set property PACKAGE PIN V17 [get ports {sw[0]}]
     set property IOSTANDARD LVCMOS33 [get_ports {sw[0]}]
set_property PACKAGE_PIN V16 [get_ports {sw[1]}]
      set property IOSTANDARD LVCMOS33 [get_ports {sw[1]}]
set property PACKAGE PIN W16 [get ports {sw[2]}]
     set property IOSTANDARD LVCMOS33 [get_ports {sw[2]}]
set property PACKAGE PIN W17 [get ports {sw[3]}]
     set property IOSTANDARD LVCMOS33 [get_ports {sw[3]}]
set property PACKAGE PIN W15 [get ports {sw[4]}]
     set property IOSTANDARD LVCMOS33 [get_ports {sw[4]}]
set property PACKAGE PIN V15 [get ports {sw[5]}]
     set_property IOSTANDARD LVCMOS33 [get_ports {sw[5]}]
set property PACKAGE PIN W14 [get ports {sw[6]}]
     set property IOSTANDARD LVCMOS33 [get_ports {sw[6]}]
set property PACKAGE PIN W13 [get ports {sw[7]}]
     set_property IOSTANDARD LVCMOS33 [get_ports {sw[7]}]
set property PACKAGE PIN V2 [get ports {sw[8]}]
```

```
set_property IOSTANDARD LVCMOS33 [get_ports {sw[8]}]
set property PACKAGE PIN T3 [get ports {sw[9]}]
     set_property IOSTANDARD LVCMOS33 [get_ports {sw[9]}]
set property PACKAGE PIN T2 [get ports {sw[10]}]
     set_property IOSTANDARD LVCMOS33 [get_ports {sw[10]}]
set_property PACKAGE_PIN R3 [get_ports {sw[11]}]
     set property IOSTANDARD LVCMOS33 [get_ports {sw[11]}]
set property PACKAGE PIN W2 [get ports {sw[12]}]
     set property IOSTANDARD LVCMOS33 [get ports {sw[12]}]
set property PACKAGE PIN U1 [get ports {sw[13]}]
     set_property IOSTANDARD LVCMOS33 [get_ports {sw[13]}]
set property PACKAGE PIN T1 [get ports {sw[14]}]
     set property IOSTANDARD LVCMOS33 [get_ports {sw[14]}]
set property PACKAGE PIN R2 [get ports {sw[15]}]
     set property IOSTANDARD LVCMOS33 [get_ports {sw[15]}]
## LEDs
#set property PACKAGE PIN U16 [get ports {led[0]}]
     #set property IOSTANDARD LVCMOS33 [get ports {led[0]}]
#set property PACKAGE PIN E19 [get ports {led[1]}]
     #set property IOSTANDARD LVCMOS33 [get ports {led[1]}]
```

```
#set property PACKAGE PIN U19 [get ports {led[2]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {led[2]}]
#set property PACKAGE PIN V19 [get ports {led[3]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {led[3]}]
#set property PACKAGE PIN W18 [get ports {led[4]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {led[4]}]
#set property PACKAGE PIN U15 [get ports {led[5]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {led[5]}]
#set property PACKAGE PIN U14 [get ports {led[6]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {led[6]}]
#set property PACKAGE PIN V14 [get ports {led[7]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {led[7]}]
#set property PACKAGE PIN V13 [get ports {led[8]}]
     #set property IOSTANDARD LVCMOS33 [get ports {led[8]}]
#set property PACKAGE PIN V3 [get ports {led[9]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {led[9]}]
#set property PACKAGE PIN W3 [get ports {led[10]}]
     #set property IOSTANDARD LVCMOS33 [get ports {led[10]}]
#set property PACKAGE PIN U3 [get ports {led[11]}]
     #set property IOSTANDARD LVCMOS33 [get ports {led[11]}]
#set property PACKAGE PIN P3 [get ports {led[12]}]
     #set property IOSTANDARD LVCMOS33 [get ports {led[12]}]
```

```
#set_property PACKAGE_PIN N3 [get_ports {led[13]}]
      #set property IOSTANDARD LVCMOS33 [get ports {led[13]}]
#set_property PACKAGE_PIN P1 [get_ports {led[14]}]
      #set property IOSTANDARD LVCMOS33 [get ports {led[14]}]
#set_property PACKAGE_PIN L1 [get_ports {led[15]}]
      #set_property IOSTANDARD LVCMOS33 [get_ports {led[15]}]
##7 segment display
set_property PACKAGE_PIN W7 [get_ports {sseg[6]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {sseg[6]}]
set property PACKAGE PIN W6 [get ports {sseg[5]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {sseg[5]}]
set property PACKAGE PIN U8 [get ports {sseg[4]}]
      set property IOSTANDARD LVCMOS33 [get_ports {sseg[4]}]
set_property PACKAGE_PIN V8 [get_ports {sseg[3]}]
      set property IOSTANDARD LVCMOS33 [get_ports {sseg[3]}]
set_property PACKAGE_PIN U5 [get_ports {sseg[2]}]
      set property IOSTANDARD LVCMOS33 [get_ports {sseg[2]}]
set property PACKAGE PIN V5 [get ports {sseg[1]}]
      set_property IOSTANDARD LVCMOS33 [get_ports {sseg[1]}]
set property PACKAGE PIN U7 [get ports {sseg[0]}]
```

```
set_property IOSTANDARD LVCMOS33 [get_ports {sseg[0]}]
#set_property PACKAGE_PIN V7 [get_ports dp]
     #set property IOSTANDARD LVCMOS33 [get ports dp]
set property PACKAGE PIN U2 [get ports {an[0]}]
     set_property IOSTANDARD LVCMOS33 [get_ports {an[0]}]
set property PACKAGE PIN U4 [get ports {an[1]}]
     set property IOSTANDARD LVCMOS33 [get_ports {an[1]}]
set property PACKAGE PIN V4 [get ports {an[2]}]
     set property IOSTANDARD LVCMOS33 [get_ports {an[2]}]
set_property PACKAGE_PIN W4 [get_ports {an[3]}]
     set property IOSTANDARD LVCMOS33 [get_ports {an[3]}]
##Buttons
set_property PACKAGE_PIN U18 [get_ports reset]
     set property IOSTANDARD LVCMOS33 [get ports reset]
#set property PACKAGE PIN T18 [get ports btnU]
     #set property IOSTANDARD LVCMOS33 [get ports btnU]
```

```
#set_property PACKAGE_PIN W19 [get_ports btnL]
     #set_property IOSTANDARD LVCMOS33 [get_ports btnL]
#set property PACKAGE PIN T17 [get ports btnR]
     #set property IOSTANDARD LVCMOS33 [get ports btnR]
#set property PACKAGE PIN U17 [get ports btnD]
     #set property IOSTANDARD LVCMOS33 [get ports btnD]
##Pmod Header JA
##Sch name = JA1
#set_property PACKAGE_PIN J1 [get_ports {JA[0]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {JA[0]}]
##Sch name = JA2
#set_property PACKAGE_PIN L2 [get_ports {JA[1]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {JA[1]}]
##Sch name = JA3
#set_property PACKAGE_PIN J2 [get_ports {JA[2]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JA[2]}]
##Sch name = JA4
```

```
#set_property PACKAGE_PIN G2 [get_ports {JA[3]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JA[3]}]
##Sch name = JA7
#set property PACKAGE PIN H1 [get ports {JA[4]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JA[4]}]
##Sch name = JA8
#set property PACKAGE PIN K2 [get ports {JA[5]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JA[5]}]
##Sch name = JA9
#set_property PACKAGE_PIN H2 [get_ports {JA[6]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {JA[6]}]
##Sch name = JA10
#set_property PACKAGE_PIN G3 [get_ports {JA[7]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JA[7]}]
##Pmod Header JB
##Sch name = JB1
#set property PACKAGE PIN A14 [get ports {JB[0]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JB[0]}]
##Sch name = JB2
```

```
#set_property PACKAGE_PIN A16 [get_ports {JB[1]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JB[1]}]
##Sch name = JB3
#set property PACKAGE PIN B15 [get ports {JB[2]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JB[2]}]
##Sch name = JB4
#set property PACKAGE PIN B16 [get ports {JB[3]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JB[3]}]
##Sch name = JB7
#set property PACKAGE PIN A15 [get ports {JB[4]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {JB[4]}]
##Sch name = JB8
#set property PACKAGE PIN A17 [get ports {JB[5]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JB[5]}]
##Sch name = JB9
#set_property PACKAGE_PIN C15 [get_ports {JB[6]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JB[6]}]
##Sch name = JB10
#set property PACKAGE PIN C16 [get ports {JB[7]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JB[7]}]
```

```
##Pmod Header JC
##Sch name = JC1
#set property PACKAGE PIN K17 [get ports {JC[0]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JC[0]}]
##Sch name = JC2
#set property PACKAGE PIN M18 [get ports {JC[1]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JC[1]}]
##Sch name = JC3
#set property PACKAGE PIN N17 [get ports {JC[2]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {JC[2]}]
##Sch name = JC4
#set_property PACKAGE_PIN P18 [get_ports {JC[3]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JC[3]}]
##Sch name = JC7
#set_property PACKAGE_PIN L17 [get_ports {JC[4]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JC[4]}]
##Sch name = JC8
#set property PACKAGE PIN M19 [get ports {JC[5]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JC[5]}]
##Sch name = JC9
#set property PACKAGE PIN P17 [get ports {JC[6]}]
```

```
#set_property IOSTANDARD LVCMOS33 [get_ports {JC[6]}]
##Sch name = JC10
#set property PACKAGE PIN R18 [get ports {JC[7]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {JC[7]}]
##Pmod Header JXADC
##Sch name = XA1 P
#set property PACKAGE PIN J3 [get ports {JXADC[0]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JXADC[0]}]
##Sch name = XA2 P
#set property PACKAGE PIN L3 [get ports {JXADC[1]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JXADC[1]}]
##Sch name = XA3 P
#set property PACKAGE PIN M2 [get ports {JXADC[2]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JXADC[2]}]
##Sch name = XA4 P
#set_property PACKAGE_PIN N2 [get_ports {JXADC[3]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {JXADC[3]}]
##Sch name = XA1 N
#set property PACKAGE PIN K3 [get ports {JXADC[4]}]
     #set_property IOSTANDARD LVCMOS33 [get ports {JXADC[4]}]
```

```
##Sch name = XA2 N
#set property PACKAGE PIN M3 [get ports {JXADC[5]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JXADC[5]}]
##Sch name = XA3 N
#set_property PACKAGE_PIN M1 [get_ports {JXADC[6]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JXADC[6]}]
##Sch name = XA4 N
#set property PACKAGE PIN N1 [get ports {JXADC[7]}]
     #set property IOSTANDARD LVCMOS33 [get ports {JXADC[7]}]
##VGA Connector
#set property PACKAGE PIN G19 [get ports {vgaRed[0]}]
     #set property IOSTANDARD LVCMOS33 [get ports {vgaRed[0]}]
#set_property PACKAGE_PIN H19 [get_ports {vgaRed[1]}]
     #set property IOSTANDARD LVCMOS33 [get ports {vgaRed[1]}]
#set_property PACKAGE_PIN J19 [get_ports {vgaRed[2]}]
     #set property IOSTANDARD LVCMOS33 [get ports {vgaRed[2]}]
#set property PACKAGE PIN N19 [get ports {vgaRed[3]}]
     #set property IOSTANDARD LVCMOS33 [get ports {vgaRed[3]}]
#set property PACKAGE PIN N18 [get ports {vgaBlue[0]}]
```

```
#set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[0]}]
#set property PACKAGE PIN L18 [get ports {vgaBlue[1]}]
     #set property IOSTANDARD LVCMOS33 [get ports {vgaBlue[1]}]
#set property PACKAGE PIN K18 [get ports {vgaBlue[2]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {vgaBlue[2]}]
#set property PACKAGE PIN J18 [get ports {vgaBlue[3]}]
     #set property IOSTANDARD LVCMOS33 [get ports {vgaBlue[3]}]
#set property PACKAGE PIN J17 [get ports {vgaGreen[0]}]
     #set property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[0]}]
#set property PACKAGE PIN H17 [get ports {vgaGreen[1]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[1]}]
#set property PACKAGE PIN G17 [get ports {vgaGreen[2]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[2]}]
#set property PACKAGE PIN D17 [get ports {vgaGreen[3]}]
     #set_property IOSTANDARD LVCMOS33 [get_ports {vgaGreen[3]}]
#set property PACKAGE PIN P19 [get ports Hsync]
     #set property IOSTANDARD LVCMOS33 [get ports Hsync]
#set property PACKAGE PIN R19 [get ports Vsync]
     #set property IOSTANDARD LVCMOS33 [get ports Vsync]
```

```
##USB-RS232 Interface
#set_property PACKAGE_PIN B18 [get_ports RsRx]
     #set property IOSTANDARD LVCMOS33 [get ports RsRx]
#set_property PACKAGE_PIN A18 [get_ports RsTx]
     #set_property IOSTANDARD LVCMOS33 [get_ports RsTx]
##USB HID (PS/2)
#set_property PACKAGE_PIN C17 [get_ports PS2Clk]
     #set property IOSTANDARD LVCMOS33 [get ports PS2Clk]
     #set_property PULLUP true [get_ports PS2Clk]
#set property PACKAGE PIN B17 [get ports PS2Data]
     #set property IOSTANDARD LVCMOS33 [get ports PS2Data]
     #set property PULLUP true [get ports PS2Data]
##Quad SPI Flash
##Note that CCLK 0 cannot be placed in 7 series devices. You can access it using
the
##STARTUPE2 primitive.
```

```
#set_property PACKAGE_PIN D18 [get_ports {QspiDB[0]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {QspiDB[0]}]

#set_property PACKAGE_PIN D19 [get_ports {QspiDB[1]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {QspiDB[1]}]

#set_property PACKAGE_PIN G18 [get_ports {QspiDB[2]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {QspiDB[2]}]

#set_property PACKAGE_PIN F18 [get_ports {QspiDB[3]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {QspiDB[3]}]

#set_property PACKAGE_PIN K19 [get_ports QspiCSn]

#set_property IOSTANDARD LVCMOS33 [get_ports QspiCSn]
```

Note \rightarrow The Verilog codes and the uncommented portions of the constraint files should be copied in your lab report and the actual Verilog (.v), Constraint (.xdc) files and Bitstream (.bit) files need to be zipped and submitted as well on Canvas. You are not allowed to change your codes after final submission as the TAs may download the submitted codes or bitstream files from Canvas during checkouts. For the truth Table, K-maps minimizations and algebraic expressions, you are free to draw them on paper and then put the pictures in your lab report, but please make sure it is legible for the TAs to grade it properly.