

Dhruv Wagh

GRADUATE RESEARCH ASSOCIATE · TEACHING ASSISTANT

Tel Aviv, Israel

+972 587468822, +91 7219811101 | waghdhruv@gmail.com | [dhruvwagh](https://www.linkedin.com/in/dhruvwagh) | [Dhruv Wagh](https://github.com/DhruvWagh)

As I approach the completion of my master's degree, I am seeking opportunities to apply my skills in VLSI, storage architecture, and digital logic design, driving innovation at the intersection of research and industry.

Education

Tel Aviv University

MASTER OF SCIENCE (MSc) IN ELECTRICAL ENGINEERING

GPA: 91.4%

Tel Aviv, Israel

Oct 2022 – Dec 2024

Tel Aviv University

BACHELOR OF SCIENCE (BSc) IN ELECTRICAL AND ELECTRONICS ENGINEERING

GPA: 81.93%

Tel Aviv, Israel

Oct 2018 – July 2022

Experience

Graduate Research Associate

TEL AVIV UNIVERSITY

- Research on novel storage accelerator architecture.
- Implementation on PCIe FPGA.

Tel Aviv, Israel

Oct 2022 – Present

Organizer, Mentor, and Judge

APPLE - TEL AVIV UNIVERSITY ELECTRICAL ENGINEERING HACKATHON

- Designed the FPGA based environment for competitive stone paper scissors games and provided mentorship.
- Made various scripts to test participant projects.

Tel Aviv, Israel

Aug 2024

Teaching Assistant and Instructor

TEL AVIV UNIVERSITY

- Introduction to VLSI.
- Advanced Computer Structures Lab.

Tel Aviv, Israel

Oct 2022 – Present

Hardware Intern

CADY SOLUTIONS

- Verification of the CADY AI schematic checker model.
- Tested and analyzed 90+ bona fide industrial schematics.

Tel Aviv, Israel

Aug 2021 – Oct 2021

Undergraduate Research Assistant

TEL AVIV UNIVERSITY

- Conducted experiments on Balls and Bin Problem with Matlab/Python.
- Extensive Data Analysis of the results and latex documentation.

Tel Aviv, Israel

Mar 2020 – Nov 2020

Projects

Attention and BiLSTM Model on Maestro V2 Dataset

COURSE: DEEP LEARNING

- Developed model to generate MIDI signals, trained on Maestro V2 dataset.
- Evaluation and ablation study of the model.

2023

Pipelined Implementation of DLX Processor on RESA Bus

FINAL YEAR PROJECT

- Designed and Implemented DLX Processor to fit in the lab's proprietary communication protocol on Spartan-6 FPGA.
- Performance analysis compared to the non pipelined DLX.

2022

ALU Design

COURSE: INTRODUCTION TO VLSI

- Developed opcodes, schematic, and layout in Virtuoso.
- Rigorous testing of the design.

2022

Skills

Programming Languages

Verilog, VHDL, Python, C, C++, Matlab, Java

Technical Skills

Vivado, Cadence Virtuoso, OrCAD, Xilinx ISE, Logic Design, PSPICE, Raspberry Pi, Arduino

Languages

English Professional Fluency

Hindi Professional Fluency

Marathi Native

Hebrew Beginner