CS230 Project Report

IITB-RISC-22 (multi-cycle processor)

Dhvanit Beniwal, 200050035 Margav Mukeshbhai Savsani 200050072 **Pasala Poorna Teja**, 200050101 Sartaj Islam, 200050128

DESCRIPTION:

We have designed a multi-cycle processor, IITB-RISC-22, with the given instruction set architecture. There are 8 (16 bit each) registers. There is a memory block of 2¹⁶ memory elements of 16 bit each, one for every memory address implemented as an entity of its own.

The top level entity, **Top_entity**, has a clock and reset input, and it assembles all the components of the processor in its architecture. Each individual component has its own vhdl file including one for the controller, the memory, the ALU, register file etc.

WORKING (Control):

The controller takes as input a **state**, an opcode (of the instruction) and the carry and zero bits (both from the instruction as \mathbf{cz} and the carry and zero calculated as \mathbf{c} , \mathbf{z}).

The outputs for the controller are a lot of **control signals** (variables ending with "_cs") where the variable name makes it clear which component this signal is going to go to, and the corresponding component (in its own vhdl file) will expect that control signal as its input. The top level entity will take care of this.

The controller also outputs various 1 bit signals (ending with "_write"), where the variable name makes it clear which component it goes to. A **write signal** for some component needs to be **1** if we want the corresponding component to do a **write** operation. The components can implement this easily with a process and an if statement

The controller architecture implements a state machine with 22 states (state 0 is the initial state and after 20 other states there is a reset state). Given any state, we change the control signals appropriately and update the **nextState** signal. The comments in the vhdl file whenever **nextState** is updated illustrate which instruction it refers to (ADD, NDU, LM, JAR etc). These comments may be referred to for details about different states.

At each clock cycle (unless **reset** bit is **1**) a **Top_entity** process assigns **nextState** to **state** so that the controller can process the next state now.

Some major components:

We already mentioned the controller. **Memory.vhd** implements a memory as an array of 16 bit signals (2¹⁶ of them). It receives a memory address, Data and **M_write** bit as inputs. It outputs the data in that memory address as **M_out** (should it be needed). If the **M_write** bit is **1** it writes the value **Data** into the memory at the given address. This way there are no separate processes for read and write.

The instruction register component (**IR.vhd**) has an input port for the instruction and a 1 bit input port **IR_write**. If this bit is **1** then it processes the 16 bit instruction input (**M_out** because it came from the memory) into opcode, carry-zero bits, RA, RB, RC, etc.

ALU.vhd needs a 2 bit **ALU_control** that selects what it has to do. **00** means addition, **01** means subtraction, **10** means bitwise NAND. But the controller provides a different 2 bit signal **ALU_op** where **10** means "do according to the instruction". **ALU_control.vhd** takes care of this by taking **ALU_op** and giving **ALU_control**. All it needs to do is to look at the third bit of the opcode of the instruction. If it is **1** we know it's NAND and if it's **0** we know it's ADD.

State Flow (for instructions)

All instructions start at state 0, and move to state 1 where the instruction is inferred and sent on the respective next state. All instructions end at state 20. The following are the states used while executing a particular instruction:

```
• ADD : 1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 20
```

• ADC : $1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 20$

• ADZ : $1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 20$

• ADL : $1 \rightarrow 2 \rightarrow 5 \rightarrow 4 \rightarrow 20$

• ADI : $1 \rightarrow 2 \rightarrow 6 \rightarrow 4 \rightarrow 20$

• NDU : $1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 20$

• NDC : $1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 20$

• NDZ : $1 \rightarrow 2 \rightarrow 3 \rightarrow 4 \rightarrow 20$

• LW : $1 \rightarrow 2 \rightarrow 6 \rightarrow 7 \rightarrow 4 \rightarrow 20$

• SW : $1 \rightarrow 2 \rightarrow 6 \rightarrow 8 \rightarrow 20$

• BEQ : $1 \rightarrow 2 \rightarrow 3 \rightarrow 10 \rightarrow 20$

• LHI : 1→4→20

• LM : $1\rightarrow 9\rightarrow 11\rightarrow 12\rightarrow 13\rightarrow 20$ (will visit more than once as $13\rightarrow 11$ etc)

• SM : $1 \rightarrow 9 \rightarrow 11 \rightarrow 12 \rightarrow 13 \rightarrow 20$ (will visit more than once as $13 \rightarrow 11$ etc)

• JAL : 1→14→15→20

• JLR : 1→16→17→20

• JRI : 1→18→19→20

 $20 \rightarrow 0 \rightarrow 1$ (for the next instruction)

Control signals given in each state

The control signals 'sent' for each state are as follows:

```
• State 0:

    All signals initialised to zero except

        IR_write = 1
      ALUReg_write = 1
  State 1:
      o IR_write = 0
      ALUReg_write = 0
      o carry_write = 0
      o zero_write = 0
      o mux_before_zeroreg_cs = 0
      o pc_write = 1
      o mux_before_pc_cs = 10
 State 2:
      o pc_write <= '0';</pre>
      mux_before_zeroreg_cs <='0';</li>
      o AReq_write <= '1';</p>
      o BReg_write <= '1';</pre>
      o mux_before_RFA1_cs <= "01";</pre>
      o mux_before_RFA2_cs <= "01";</p>
 State 3:
      o AReg_write <= '0';</p>
      o BReg_write <= '0';</pre>
      mux_before_zeroreg_cs
                                           <='0':
      ALUReg_write<= '1';</li>
      o mux_before_ALUA_cs <= "000";</pre>
      mux_before_ALUB_cs
                                    <= "000";
 State 4:
                              <= '0':
      carry_write
      zero_write
                              <= '0':
                 <= '0':
         imm6
         mux_before_zeroreg_cs
                                           <='0';
          pc_write <= '0';
         BReg_write <= '0';
      o ALUReg_write<= '0';</p>
      o MDR_write <= '0';</p>
         mux_before_MEMA1_cs
                                           <= "00":

    RF_write

                      <= '1';
• State 5:
      o AReg_write <= '0';</p>
      o BReq_write <= '0';</pre>
      mux_before_zeroreg_cs
                                           <='0';
```

```
o carry_write <= '1';

    zero write

                           <= '1':
      o ALUReg_write<= '1';</p>
      o mux_before_ALUA_cs <= "000";</pre>
      mux_before_ALUB_cs
                                 <= "010";
  State 6:
      AReg_write <= '0';</p>
      o BReg_write <= '1';</p>
                               <='0':
      mux_before_zeroreg_cs
      ALUReg_write<= '1';</li>
        imm6 <= '1';
        mux_before_RFA2_cs
                                       <= "10";
      o mux_before_ALUA_cs <= "000";</p>
      o mux_before_ALUB_cs <= "001";</pre>
 State 7:
      ALUReg_write<= '0';</li>
      mux_before_zeroreg_cs
                                       <='1';
      carry_write
                           <= '0';

    zero_write

                           <= '1';
      o imm6 <= '0':
        BReg_write <= '0';
      o MDR_write <= '1':</pre>
      mux_before_MEMA1_cs
                                       <= "10";
 State 8:
                                       <='0';
      mux_before_zeroreg_cs
      carry_write
                           <= '0';
      zero_write
                           <= '0':
      o ALUReg_write<= '0';</p>
      o imm6 <= '0';
        BReg_write <= '0';
                           <= '1':
        M_write
                                       <= "10";
      mux_before_MEMA1_cs
  State 9:
      mux_before_zeroreg_cs
                                       <='0';
      carry_write
                           <= '0';
        zero_write
                           <= '0';
      0
        pc_write <= '0';
        BReg_write <= '1';
      mux_before_RFA2_cs
                                       <= "10";
      o LMSM_cs <= "11";</p>
• State 10:
                                       <='0';
      mux_before_zeroreg_cs
                        <= '0';
      carry_write
      zero_write
                           <= '0':
```

```
• State 11:
                                        <='0':
      mux_before_zeroreg_cs
                           <= '0';
      carry_write
                            <= '0':
      zero_write
      AReg_write <= '0';</li>
      o LMSM_cs <= "10";</p>
 State 12:
      mux_before_zeroreg_cs
                                        <='0';
                           <= '0':
      carry_write
      zero_write
                           <= '0':
   State 13:
                                        <='0';
      mux_before_zeroreg_cs
                            <= '0':
      carry_write
      zero_write
                            <= '0':
      o LMSM_cs <= "00";</p>
   State 14:
      mux_before_zeroreg_cs
                                        <='0';
      carry_write
                           <= '0';
      zero_write
                            <= '0';
      o pc_write <= '0';</pre>
      ALUReg_write<= '1';</li>
                           <= '1':

    RF_write

      o mux_before_RFD3_cs <= "1000";</pre>
        mux_before_RFA3_cs
                                        <= "00";
        imm6 <= '0';
         mux_before_ALUA_cs <= "100";
      o mux_before_ALUB_cs <= "001";</pre>
   State 15:
                                        <='0';
      mux_before_zeroreg_cs
                         <= '0';
      carry_write
                            <= '0':
      zero_write
      ALUReg_write<= '0';</li>
                            <= '0':

    RF_write

         pc_write <= '1';
      mux_before_pc_cs
                                  <="10";
  State 16:
      mux_before_zeroreg_cs
                                        <='0';
                           <= '0':
      o carry_write
      zero_write
                           <= '0';
         pc_write <= '0';
      o AReg_write <= '1';</pre>
                           <= '1';
      RF_write
                                  <= "1000";
      mux_before_RFD3_cs
      mux_before_RFA3_cs
                                        <= "00":
```

```
mux_before_RFA1_cs
                                    <= "01";
State 17:
    mux_before_zeroreg_cs
                                     <='0';
    carry_write
                      <= '0';

    zero_write


                         <= '0';
      AReg_write <= '0';
       RF_write
                         <= '0':
                   <= '1';
    pc_write
    mux_before_pc_cs
                              <="00";
 State 18:
                                     <='0';
    mux_before_zeroreg_cs
    carry_write
                         <= '0';
                         <= '0':
    zero_write
    o pc_write <= '0';</pre>
    o AReg_write <= '1';</pre>
                                    <= "10";
    mux_before_RFA1_cs
State 19:
    mux_before_zeroreg_cs
                                     <='0';
                         <= '0';
    carry_write
                         <= '0':
    zero_write
    o AReg_write <= '0';</pre>
                   <= '1':
       pc_write
      imm6 <= '0';
       mux_before_ALUA_cs <= "000";
    mux_before_ALUB_cs
                              <= "001";
    mux_before_pc_cs
                              <="01";
 State 20:
    mux_before_zeroreg_cs
                                     <='0';
    carry_write
                         <= '0';
    zero_write
                         <= '0';
       imm6 <= '0';
                 <= '0';
      pc_write

    M_write

                         <= '0':
                        <= '1':
    RF_write
    mux_before_RFD3_cs
                              <= "1000";
       mux_before_RFA3_cs
                                     <= "10";
```

DATAPATH:

Apart from a few minor changes, the datapath is constructed according to the following diagram, with similar file names so it's easy to follow:



The circuit diagram from our implementation is



The controller in this diagram is the 'tall' box near the top-right.

Controller:CONTROL	
-	mux_before_ALUA_cs[20]
	mux_before_pc_cs[10]
	mux_before_ALUB_cs[20]
	mux_before_RFA1_cs[10]
	ALUReg_write
	IR_write
	LMSM_cs[10]
	imm6
state[40]	mux_before_RFA3_cs[10]
С	mux_before_zeroreg_cs
cz[10]	pc_write
z	BReg_write
opcode[30]	mux_before_RFA2_cs[10]
Reg_ADD[20]	mux_before_RFD3_cs[30]
ins_7to0[70]	MDR_write
	RF_write
	nextState[40]
	ALU_Op[10]
	carry_write
	zero_write
	AReg_write
	mux_before_MEMA1_cs[10]
	M_write

File Description

ADD.vhd

This file adds two 16 bit inputs A and B along with a single bit carry input cin and stores the sum in S and the carry output in cout. This uses ripple carry adder to add the signals with the help of ADD 4bit which adds 4 bit numbers in the same fashion.

ALU.vhd

This file performs the alu operation on inputs ALU_A and ALU_B based on the input signal from ALU_control and stores the result in ALU_C and also sets the carry flag 'c' and zero flag 'z'.

ALU control.vhd

This entity takes inputs as ALU_op and ins_2 which is taken from IR. This provides the output ALU_sel to the input port ALU_control of ALU which in turn decides what operation to perform in ALU.

ALU_Reg.vhd

It has 2 input ports, one is 16 bit ALU_C and the other is single bit ALUReg_write. The output which is result out is changed here to ALU C based on the input ALUReg write.

A Reg.vhd

This file has 2 input ports, one is 16 bit D1 and the other is AReg_write. According to the signal AReg_write the 16 bit output signal is changed to D1.

B Reg.vhd

This file has 2 input ports, one is 16 bit D2 and the other is BReg_write. According to the signal BReg_write the 16 bit output signal is changed to D2.

IR.vhd

In this file the 16 bit instruction extracted from the memory is taken as input in M_out and this is then broken to get different outputs which include RA, RB, RC, op_code, cz, ins_8to0, ins_7to0. All these output ports are defined according to the requirement in the problem statement. Also the input port IR_write decides if the value of M_out have to written in the ins signal of this file.

left_shift.vhd

This entity does the left shift operation on the 16 bit input RC and stores the output in the 16 bit output port B.

LMSM reg.vhd

This entity is primarily used for handling the instructions LM and SM. This is used as an iterator for indexes in Register file and Memory. The Reg_ADD and Mem_ADD are the indices which are initialised by 0 and Mem_ADD_i taken as input and they are increased based on the value of control_sig.

MDR.vhd

This file has 2 input ports, one is 16 bit M_out and the other is MDR_write. According to the signal MDR_write the 16 bit output signal is changed to M_out.

carry Reg.vhd

This file has 2 input ports, one is single bit ALU_carry and the other is carry_write. According to the signal carry_write the output signal is changed to ALU_carry.

zero_Reg.vhd

This file has 2 input ports, one is single bit ALU_zero and the other is zero_write. According to the signal zero write the output signal is changed to ALU zero.

Memory.vhd

This file has an array of Memory which can be accessed through this file only. Read and write actions are performed on memory through this file. It takes a 16 bit index A1 as input and returns the value in M_out. If M_write signal is set then it write the 16 bit Data input to the memory at index A1.

pc.vhd

This file has 2 input ports, one is 16 bit pcin and the other is pc_write. According to the signal pc_write the 16 bit output signal is changed to pcin.

Register File.vhd

This file has an array of Registers of size 8. This takes 3 bit inputs A1 and A2 which are indices for the Register and the values at these indices are stored in 16 bits output ports D1 and D2 respectively. Also if RF_write signal is set then the value D3 is stored in the register at index A3, both taken as input.

Shift left7.vhd

This entity takes the 9 bits input imm9 and stores the output after performing a left shift by 7 bits in a 16 bit output port result.

Sign_extend.vhd

This entity performs the sign extension of the input port ins_8to0 and stores the result. Further based on the imm6 input it decides the number of bits by which sign has to be extended.

Top entity.vhd

This file creates the components of all the entities and maps the signals defined here. This creates a connection between all the ports in the entities and at each cycle our program functions all the required actions defined in the Controller.