

# Physical Techniques for Chip-Backside IC Debug in Nanotechnologies

**Christian Boit, Rudolf Schlangen, and Uwe Kerst**

Berlin University of Technology

**Ted Lundquist**

DCG Systems

## *Editor's note:*

Physical failure analysis remains indispensable for final defect confirmation, but is increasingly difficult due to semiconductor technology advances with smaller feature sizes, many metal layers, and flip-chip packaging. This article reports on how, despite an uphill battle, constant innovations keep physical failure analysis going.

—Erik Jan Marinissen, NXP Semiconductors

■ **IN RECENT IC** technologies, physical techniques supporting functional circuit analysis must access the active information through the chip's backside.<sup>1</sup> For this purpose, the device typically receives a global polishing preparation. In most cases, mechanical stability and heat-sink requirements limit the minimum remaining silicon substrate thickness to 50 to 100 microns, or *moderate silicon thickness*.

The penetration depth of particle beams is orders of magnitude smaller, so the previously successful electron or ion beam microscopy derivatives using voltage contrast, such as electron-beam probing (EBP), do not apply under these circumstances. Bulk silicon, however, is transparent to light if photon energies are smaller than the Si band gap of 1.1 eV—that is, the near-infrared (IR) regime.

When the circuit design needs to be modified, engineering samples with the new circuit concept increase the confidence level for new mask production. Those engineering samples can be produced by physical cutting and rewiring of the existing circuit using focused-ion beam (FIB), the *circuit edit* technique. CE also must be performed through the chip's backside. The key to backside CE is milling local trenches to the bottom level of the shallow trench isolation (STI), leaving an ultrathin layer of silicon (approximately 300 nm) for active device function,

similar to SOI (silicon on insulator). This preparation technique, expanded to planes of up to 0.03 mm<sup>2</sup>, offers a new breakthrough approach of physical functional-analysis techniques. Although the circuit remains fully functional, the active volume is small enough to interact with high-energy photons or particle beams applied

through the chip's backside.

In this article, we present and evaluate a survey of these analysis techniques for functional analysis and resolution potential. We also discuss the CE technique valid for nanotechnology ICs that is based on the formation of local trenches using the bottom of STI as an endpoint for FIB milling. This process enables the breakthrough application of nanoscale analysis techniques to a fully functional circuit through the chip's backside. Several applications demonstrate how powerful this approach can be.

## Backside access functional analysis

Global polishing of bulk silicon is a high-yield process as long as a moderate thickness of 50 to 100 microns remains. The preferred interactive medium of functional-analysis techniques in this case is near-IR optics, with photon energies smaller than the silicon energy band gap of 1.1 eV, corresponding to wavelengths of 1.1 microns and higher. Three main dynamic approaches have been established: time-resolved photon emission (TRE), laser voltage probing (LVP), and laser stimulation techniques (see Figure 1).

Table 1 compares LVP and TRE to EBP, the reference front-side access technique. We did not include laser stimulation in this comparison, because there is not just one single technique. There is such a

large variety of signal generation and data access techniques that covering it fully would require a survey of its own.

TRE

Photon emission is the standard functional-analysis technique of semiconductor devices because it occurs in an MOS transistor without any further stimulus when a considerable number of carriers gain kinetic energy high enough to relax by emitting photons.<sup>2</sup> This is happening in CMOS digital circuits mainly during the signal pattern's rise and fall time. Although this dynamic light signal is faint, TRE is a powerful, reliable, and easy-to-interpret technique with low risk of artifacts and time resolution in the 10-ps regime.<sup>3</sup>

Owing to the low signal level, it is necessary to integrate the signal over several samples. Because the waveform is not reproduced in full but the signal represents only the short switching pulses, trigger stability and jitter are critical.<sup>4</sup> TRE intensity decreases nonlinearly with supply voltage,<sup>5</sup> but recent studies indicate that the resulting signal-to-noise ratio (SNR) challenge of recent IC technologies might not be too severe.<sup>6</sup> Thus far, the emission's spectral information has only been marginally used in analysis. A more detailed understanding of device physics and the mechanisms of photon emission could change this.

LVP

When an IR laser illuminates the active devices through the chip's backside, the reflected light is modulated by active device operation in the parts per million (ppm) range. This signal has been proven to be linearly correlated to the voltage applied to the device,




Figure 1. Optical probing and stimulation techniques. (LVP: laser voltage probing.)

and the waveform of a signal pattern passing the node can be reproduced, very similar to EBP.<sup>7</sup> Originally, the signal was attributed to electrical fields in the device due to free-carrier dynamics (the Franz-Keldysh Effect). Recent investigations using device simulation have correlated the signal to pure free-carrier-absorption dynamics by space charge modulation,<sup>8</sup> which allows simpler modeling of the effect. The time resolution is in the same range as TRE. Due to the waveform reproduction, we can still obtain the signal pattern information when trigger stability is problematic. Probe placement might not be trivial when local interference is affecting the signal level.

Table 1. Comparison between LVP, time-resolved photon emission (TRE), and electron-beam probing (EBP).			
Criterion	LVP (IDS 2K)	TRE	EBP (IDS 10K)
Spatial resolution (SR)	0.7 μm	0.25 μm (SILs)	100 nm
Bandwidth	About 10 GHz	About 6 GHz	About 9 GHz
Acquisition time	1 to 10 min	1 min to 24 hr	1 to 10 min
Voltage accuracy	Probe point dependent	No	Quantitative
Voltage linearity	Qualitative	No	Good
Sensitivity to supply voltage	Linear	Complex	Linear
Invasiveness	Slight or none	None	None
Sample preparation	Decapsulation and thinning	Decapsulation and thinning	Decapsulation
Trigger cycle	5 μs to about 10 ms	Any	Any
Node access	Any SR limited	Any SR limited	Top two layers interconnect
Waveform reproduction	Good to SR limited	No waveform	Good
* SIL: solid immersion lens.			

**Table 2. Derivatives of photonic and thermal laser stimulation.**

<b>Circuit</b>	<b>Static techniques</b>	<b>Dynamic techniques</b>
Photoelectric laser stimulation (PLS)	Optical beam-induced current (OBIC)	Laser-assisted device alteration (LADA)
	Light-induced voltage alteration (LIVA)	Shmoo variation, delay variation
Thermal laser stimulation (TLS)	Optical-beam-induced resistivity change (OBIRCH)	Resistive interconnect localization (RIL)
	Thermally induced voltage alteration (TIVA)	Soft-defect localization (SDL), shmoo variation
	Seebeck effect imaging (SEI), thermoelectric voltage	Delay variation

Although LVP has been available for a long time, it hasn't developed a whole lot since TRE was introduced, because TRE offered far more straightforward data access. With the in-depth investigation of the interaction mechanisms, and a new product generation using polarized light, LVP might become increasingly attractive again, especially because it offers some robustness to IC clock instabilities.

#### Laser stimulation

Scanning IR lasers with several hundred megawatts can stimulate electrical-signal alteration either by local heat conversion of the absorbed light modulating electrical parameters—thermal laser stimulation (TLS)<sup>9</sup>—or by the photocurrent induced into the signal path if photon energies reach the silicon band gap level and electron hole pairs are generated. This process is called photoelectric laser stimulation (PLS).

Because it is possible to alter electrical-circuit behavior in various ways, many techniques employ the laser stimulation principle. Table 2 gives an overview of the most common techniques used for statically and dynamically driven circuits. This article concentrates on techniques for dynamic circuit analysis. The results of dynamic laser stimulation can be obtained either by employing a pass/fail condition with the tester under stimulation (shmoo variation) or by directly evaluating the signal pattern variation. A systematic overview on the laser stimulation for static techniques is available,<sup>10</sup> but not for dynamic circuit operation (which is why some of the techniques listed in Table 2 seem to overlap), and some possible options have not been published yet.

An effective analysis uses an already established test signal path of a soft-failing device that is driven below a critical temperature, and the laser raises the illuminated area above the critical level. Such a shmoo variation using TLS results in a resistive interconnect localization (RIL) if the soft defect is located in interconnect levels, or a soft defect localization (SDL)

when active devices are affected.<sup>11</sup> Photoelectric laser stimulation (PLS) causes similar effects.

The other group of techniques obtain the signal pattern directly, like laser-assisted device alteration (LADA) or delay variation.<sup>12,13</sup> In a transistor, the effects of PLS and TLS on the output current must be studied in detail for correct evaluation.<sup>10</sup> In general, if PLS is enabled by selection of the proper laser wavelength, it usually prevails over TLS. Laser stimulation's time resolution and required trigger quality depend on the signal extraction procedure. In laser stimulation, we can apply a large variety of stimulation and read-out opportunities, and the overall potential of this approach is not exhausted yet by far.

#### Nanoscale potential

Maximum microscopic resolution is the light wavelength referring to a repeating structure's length, or *pitch*. A pitch consists of a minimum of two features, so the minimum resolved feature is smaller by a factor of 2. Realistic pitch resolution is approximately 800 nm, or 400-nm feature size. But feature sizes are rapidly shrinking with technology innovation. Solid immersion lenses (SILs) make bulk silicon a part of the microscope and increase resolution theoretically by the refraction index of silicon,  $n_{Si} = 3.5$ . Features of 200 nm have been resolved using SILs.<sup>14</sup>

As technologies progress further into the nanometer range, even with SILs, IR techniques can localize only the area of interest but not the exact device. In addition, it is increasingly inevitable that scanning probe techniques and derivatives will identify the critical node in the nanoscale regime. Nanoprobeing uses the contacts to the active structures under investigation.<sup>15,16</sup> Physical- or chemical-preparation techniques must be applied from the chip's front side to open the probing areas; such techniques typically attack the interconnect layers.

This process is time-consuming and risky. If the failing transistor cannot be found in the final

measurement, the problem might have been removed with the backend, leaving no second chance for other failure analysis techniques.

## Backside circuit edit

The challenge for FIB-based CE today is access through the chip's backside, which requires circuit cut-and-paste operations much closer to the active layers than global preparation techniques can provide. A trenching process using a FIB with a coaxial IR optical microscope removes bulk silicon down to the bottom level of STI. This process involves three steps (see Figure 2): After applying a global polishing technique, we identify the region of interest with the IR microscope. Then, after a special FIB cleaning procedure, a  $200 \times 200 \mu\text{m}^2$  wide trench is milled


until the operator stops on the n-well level. The end point becomes visible because of a voltage contrast between the n-wells and the substrate due to the built-in potential of the pn junction.<sup>17</sup> Next, a smaller local trench is milled until the STI becomes visible as imaging contrast—lower secondary electron emission of  $\text{SiO}_2$ —and the preparation ends.

This way, the active device material is reduced down to 300 nm to 400 nm (the depth of the STI trenches), and the chip is ready for the actual edit process: the milling of narrow trenches for the cuts and contact holes.<sup>18</sup>


This backside FIB process offers several more opportunities to edit the circuit than the front-side process: The technique to the endpoint of the contact trenches on the silicide interface, which is only 300 nm below the trench to STI, is meanwhile established.<sup>19</sup> This allows contact with any source and drain area on the chip, even those that have not been contacted on the IC interconnect level. All the functional nodes are represented at the active device level. Figure 3 illustrates a typical backside CE.

Any CE contact can be performed using the contact to silicide (CtS) process; only cut operations still have to be performed by trenching deeper


into metal interconnects. The lower aspect ratio for CtS compared to contacts to metal lines (see the right side of Figure 3) is very fortunate since it reduces the contact resistance, which is the critical parameter for nanoscale applications. With current platinum deposition, contacts on silicide have resistivities below  $60 \Omega/\mu\text{m}^2$ . Typical contact sizes of  $1 \times 0.2 \mu\text{m}^2$  end up with  $300\Omega$  resistance per contact, which is considerably lower than field-effect transistor (FET) channel resistances of several kilohms,<sup>20</sup> and is acceptable for most CE and probing tasks. When SOI technologies are considered, the contact height will be reduced by a factor of 3, reducing resistance further. Using advanced



**Figure 2. Focused-ion beam (FIB) preparation for backside circuit edit. (IMD: intermetal dielectric; M1: metal 1; NW: n-well; Poly: highly doped polycrystalline silicon; PW: p-well; W: tungsten.)**



**Figure 3. Variety of FIB contacts using ultrathin silicon (UTS).**




**Figure 4. Probing techniques using ultrathin silicon (UTS) to improve spatial resolution.**

**Table 3. Comparison of resolution potential of functional-analysis techniques though moderate silicon and UTS.**

Techniques	Resolution	Potential	Status
IR optical through bulk Si	400 nm	200 nm (SIL)	Standard technique
IR optical through UTS	200 nm	100 nm (SIL)	Future concept
UV through UTS	100 nm	< 50 nm (SIL)	Future concept
Electron-beam on UTS	100 nm	10 to 20 nm	Demonstrated
Nanoprobe on UTS	50 nm	10 nm	Demonstrated

conductor deposition materials such as molybdenum might offer further improvement potential.

Taking into account state-of-the-art FIB resolution performance, this backside CE technique is fully



**Figure 5. Principle of nanoscale atomic force probing (AFP) on a parallel polished sample (left) and on a backside FIB-prepared sample (right).**

suitable for technology scaling well into the nanometer regime.

An invasiveness study of backside CE processing using intentionally enlarged trench sizes down to the STI level resulted in almost unchanged single device and circuitry performance during regular processing.<sup>18</sup> This study also showed that a wide FIB trench to the n-well level can be performed with remarkable coplanarity to the chip levels. A planarity mismatch of less than 200 nm on 250-micron trench expansion or 0.08% deviation is state of the art. With such a process, a new base plane can be created for the application of analysis techniques through the backside of ultrathin silicon (UTS).

Functional IC analysis through UTS backside

The FIB preparation routines developed for CE through the chip’s backside produce a back surface of an ultrathin active-device volume, maintaining full IC functionality. The back surface of the remaining ultrathin active volume can now be regarded as a completely new worktop for physical techniques to access fully functional circuits. This innovative concept opens a short path to device interaction for analysis techniques with improved resolution potential (see Figure 4), which Table 3 summarizes.

Nanoprobe can now be performed on a fully functional circuit, avoiding the risks of parallel polishing from the IC front side. Furthermore, we can reconsider particle-beam techniques, such as EBP, with the resolution potential of an electron microscope for IC analysis at a higher technical level. Optical techniques can be shifted to far smaller wavelengths with the respective resolution improvement, because no bulk silicon has to be passed anymore.

In the case of substantial power consumption in the IC’s area of interest, solutions for proper heat dissipation paths still need to be developed.

Nanoprobe on UTS

Nanoprobe on UTS can be achieved using FIB-created contacts, because of their low resistance and small geometries. Figure 5 shows a comparison between front-side and



backside nanoprobe. The main advantage of the new backside approach is that the interconnect layers no longer must be removed. For characterization of single devices, some cuts might be necessary to separate the transistors from their environment,<sup>20</sup> but full-circuit functionality can be reestablished easily by using simple conductor deposition.

## EBP on UTS


The interaction opportunities through UTS expand to particle beams as well. Then, high-resolution probing or stimulation with electron beams returns to the IC debug toolkit. Schlangen et al. demonstrate that switching information on lower metal lines is transferred to the back surface—capacitive-coupled voltage contrast (CCVC).<sup>21</sup> Additionally, the full active-device area can be used to pick up node waveforms (see Figure 6) based on the modulation of the floating body potential. In this way, the pulsed electron beam's spot size can be as big as the full transistor body, which is always larger than the smallest metal lines by a factor of 3 to 5, and the resolution requirements become more relaxed. Furthermore, this method offers all the advantages that front-side EBP did: fast signal acquisition, linear  $V_{DD}$  signal scaling, and superior SNR.<sup>22</sup>

Figure 7 shows first results measured with a 10-year-old EBP, clearly resolving 90-nm technology.<sup>23</sup> Considering the latest improvements in scanning electron microscopy (SEM), especially for applications enforcing a low acceleration voltage, this technique should be suitable for scaling further into the nanometer regime.

## Optical techniques on UTS


On UTS, visible and even UV light may be used to stimulate the devices, instantly improving resolution even without SIL. In addition, short wavelength SIL solutions are within reach. Stimulating a sufficient photocurrent in small active volumes as in SOI devices requires light of short absorption ranges. Only UTS provides the condition for such a stimulation.

Another problem is that the stimulation character in multimaterial active volumes will be increasingly more related to strain technologies. Stimulation, as



**Figure 6. Backside EBP targeting M1 or directly measuring on the field-effect transistor (FET) floating body. (STI: shallow trench isolation.)**

performed today with photon energies near the Si band gap, has hardly predictable absorption properties for Ge compounds used for straining and mobility enhancement. Using shorter wavelengths on UTS, we can clearly define absorption properties independent of the semiconductor material. If the laser beam can be blocked when scanning across active areas and only hits the device when over STI, it might be possible



**Figure 7. EBP results measured directly on the FET floating body of a 90-nm bulk CMOS after FIB backside prep down to the STI level. (DIV: division.)**

to suppress photocurrent generation, so thermal stimulation could then be accomplished with high resolution.

To gain resolution beyond all optical limits, backside EBP and the stimulation of electron-hole-pair generation by electron beam seem to be the most promising techniques.

**WELL-ESTABLISHED IR ANALYSIS** techniques for IC debug are still powerful and offer various opportunities to localize circuit problems. The potential of these techniques can be put into practice via wisely expanded applications. The only drastic disadvantage is the increasing optical resolution mismatch in nanoscale technologies. CE has established access through the chip's backside with FIB preparation technique processing toward the STI level.

The back surface of the UTS produced for backside CE is full of opportunities for debug of nanoscale devices with the additional advantage that the circuit remains fully functional. UTS analysis potential matches the requirements for several technology generations to come. ■

## Acknowledgments

Special thanks to Siegfried Görlich, Bernd Krüger, and Stephan Schömann (Infineon FA Munich) for access to analysis equipment and general support; Andreas Eckert (Tu-Berlin) for the sample preparation; Infineon FA Munich and Infineon PFA Dresden for the test structures; and DCG Systems for general support of FIB backside processing.

## References

1. D. Barton, E. Cole Jr., and K. Bernhard-Höfer, "Flip Chip and 'Backside' Sample Preparation Techniques," *Microelectronics Failure Analysis Desk Reference*, 5th ed., ASM Int'l, 2004, pp. 42-48.
2. C. Boit, "Fundamentals of Photon Emission (PEM) in Silicon-Electroluminescence for Analysis of Electronic Circuit and Device Functionality," *Microelectronics Failure Analysis Desk Reference*, 5th ed., ASM Int'l, 2004, pp. 356-368.
3. D. Vallett, "Picosecond Imaging Circuit Analysis: PICA," *Microelectronics Failure Analysis Desk Reference*, 5th ed., ASM Int'l, 2004, pp. 369-377.
4. S. Kasapi and G. Woods, "Voltage Noise and Jitter Measurement Using Time Resolved Emission," *Proc. 32nd EDFAS Int'l Symp. Testing and Failure Analysis (ISTFA)*, ASM Int'l, 2006, pp. 438-443.
5. J.A. Rowlette and T. Eiles, "Critical Timing Analysis in Microprocessors Using Near-IR Laser Assisted Device Alteration (LADA)," *Proc. IEEE Int'l Test Conf. (ITC 03)*, IEEE CS Press, 2003, pp. 264-273.
6. A. Tosi et al., "Hot Carrier Photon Emission in Scaled CMOS Technologies: A Challenge for Emission Based Testing and Diagnosis," *Proc. 44th IEEE Int'l Reliability Physics Symp. (IRPS 06)*, IEEE Press, 2006, pp. 595-601.
7. M. Paniccia et al., "Novel Optical Probing Technique for Flip-Chip Packaged Microprocessors," *Proc. IEEE Int'l Test Conf. (ITC 98)*, IEEE CS Press, 1998, pp. 740-747.
8. U. Kindereit et al., "Quantitative Investigation of Laser Beam Modulation in Electrically Active Devices as Used in Laser Voltage Probing," *IEEE Trans. Device and Materials Reliability*, vol. 7, no. 1, Mar. 2007, pp. 19-30.
9. F. Beaudoin et al., "Principles of Thermal Laser Stimulation Techniques," *Microelectronics Failure Analysis Desk Reference*, 5th ed., ASM Int'l, 2004, pp. 417-425.
10. A. Glowacki et al., "Systematic Characterization of Integrated Circuit Standard Components as Stimulated by Scanning Laser Beam," *IEEE Trans. Device and Materials Reliability*, vol. 7, no. 1, Mar. 2007, pp. 31-49.
11. M. Bruce et al., "Soft Defect Localization (SDL) on ICs," *Proc. 28th EDFAS Int'l Symp. Testing and Failure Analysis (ISTFA 02)*, ASM Int'l, 2002, pp. 21-28.
12. K. Sanchez et al., "Delay Variation Mapping Induced by Dynamic Laser Stimulation," *Proc. 43rd IEEE Int'l Reliability Physics Symp. (IRPS 05)*, IEEE Press, 2005, pp. 305-311.
13. K. Sanchez et al., "Dynamic Thermal Laser Stimulation Theory and Applications," *Proc. 44th IEEE Int'l Reliability Physics Symp. (IRPS 06)*, IEEE Press, 2006, pp. 574-584.
14. S.B. Ippolito, B.B. Goldberg, and M.S. Ünlü, "Theoretical Analysis of Numerical Aperture Increasing Lens Microscopy," *J. Applied Physics*, vol. 97, no. 053105, Feb. 2005, pp. 1-12.
15. K. Lin, H. Zhang, and S.-S. Lu, "Conductive Atomic Force Microscopy Application for Semiconductor Failure Analysis in Advanced Nanometer Process," *Proc. 32nd EDFAS Int'l Symp. Testing and Failure Analysis (ISTFA 06)*, ASM Int'l, 2006, pp. 178-181.
16. R. Mulder, S. Subramanian, and T. Chrasteky, "Case Studies in Atomic Force Probe Analysis," *Proc. 32nd EDFAS Int'l Symp. Testing and Failure Analysis (ISTFA 06)*, ASM Int'l, 2006, pp. 153-162.
17. C. Boit, K. Wirth, and E. LeRoy, "Voltage Contrast Like N-Well Imaging," *Proc. 29th EDFAS Int'l Symp. Testing*

and Failure Analysis (ISTFA 03), ASM Int'l, 2003, pp. 331-337.

18. C. Boit et al., "Impact of Back Side Circuit Edit on Active Device Performance in Bulk Silicon ICs," *Proc. IEEE Int'l Test Conf. (ITC 05)*, IEEE CS Press, 2005, pp. 1-9.
19. R. Schlangen et al., "Contact to Contacts or Silicide by Use of Backside FIB Circuit Edit Allowing to Approach Every Active Circuit Node," *Proc. 17th European Symp. Reliability of Electron Devices, Failure Physics and Analysis (ESREF)*, Elsevier, 2006, pp. 1498-1503.
20. R. Schlangen et al., "FIB Backside Circuit Modification on Device Level Allowing to Access Every Circuit Node with Minimum Impact on Device Performance by Use of Atomic Force Probing," *Proc. 33rd EDFAS Int'l Symp. for Testing and Failure Analysis (ISTFA 07)*, ASM Int'l, 2007, pp. 34-40.
21. R. Schlangen et al., "Functional IC Analysis through Chip Backside with Nano Scale Resolution – E-Beam Probing in FIB Trenches to STI Level," *Proc. 32nd EDFAS Int'l Symp. Testing and Failure Analysis (ISTFA 06)*, ASM Int'l, 2006, pp. 376-381.
22. R. Jain et al., "Novel Flip-Chip Probing Methodology Using Electron Beam Probing," *Proc. 14th IEEE Int'l Symp. Physical and Failure Analysis of Integrated Circuits (IPFA 07)*, IEEE Press, 2007, pp. 39-42.
23. R. Schlangen et al., "Backside E-Beam Probing on Nano Scale Devices," *Proc. IEEE Int'l Test Conf. (ITC 07)*, IEEE CS Press, 2007, pp. 1-9.



**Christian Boit** holds the chair of Semiconductor Devices at the Berlin University of Technology. His research interests focus on debug and diagnosis of semiconductor devices and ICs. He has a Diploma in physics and a PhD in electrical engineering, both from the Berlin University of Technology. He is a member of the IEEE, the Electronic Device Failure Analysis Society, VDE (German Association of Electrical Engineers), and ACATECH (German Academy of Science and Engineering).



**Rudolf Schlangen** is a PhD student at the Berlin University of Technology. His research interests include the development of new circuit edit and probing techniques based on FIB backside preparation. He has a Diploma in electrical engineering from the University Duisburg, Germany. He is a member of the Electronic Device Failure Analysis Society.



**Uwe Kerst** is the head of the Semiconductor Failure Analysis Lab and a lecturer in the Department of Semiconductor Devices at the Berlin University of Technology. His research interests include modern semiconductor devices and failure analysis in deep-submicron technologies. He has a Diploma and a PhD in electrical engineering from the Berlin University of Technology. He is a member of the Electronic Device Failure Analysis Society.



**Ted Lundquist** is the applications development manager at DCG Systems. His research interests focus on enabling and improving the efficiency of physical diagnostics of ICs, especially first-silicon debug and yield. He has a BS from the Massachusetts Institute of Technology; an MS from the University of Massachusetts, Amherst; and a PhD from the University of Maryland, College Park—all in physics. He is a member of the Electronic Device Failure Analysis Society.

■ Direct questions and comments about this article to Christian Boit, Berlin Univ. of Technology, Einsteinufer 19 Sekr. E2, D 10587 Berlin, Germany, christian.boit@tu-berlin.de, or Ted Lundquist, DCG Systems Inc., 45900 Northport Loop East, Fremont, CA 94538; ted\_lundquist@dcgsystems.com.

**For further information on this or any other computing topic, please visit our Digital Library at <http://www.computer.org/csdl>.**