

# Timer


Functionality based on CCU4 unite of Inferion XMC1000 32-bit microcontroller series

## For aplication:

- Simple timer
- Input signal monitoring/conditioning
- Pulse Width Modulation (PWM)


## Basic functions:

### Timer




### Capture

Time Measurement




### Compare

Edge Aligned Mode  
PWM generation




### Single Shot





### Compare

Center Aligned Mode  
Symmetric or Asymmetric PWM



### Counter

Option: Up/Down Count Control



Timer Registers		
Address	Register Name	
0x00	<b>TmVal</b>	<b>Timer Value</b> This register contains the current value of the timer
0x01	<b>TmPr</b>	<b>Timer Period Value</b> This register contains the actual value for the timer period.
0x02	<b>TmPrSh</b>	<b>Timer Shadow Period Value</b> This register contains the value for the timer period that is going to be transferred into the TmPr field when the next shadow transfer occurs.
0x03	<b>TmCmp</b>	<b>Timer Compare Value</b> This register contains the value for the timer comparison.
0x04	<b>TmCmpSh</b>	<b>Timer Shadow Compare Value</b> This register contains the value that is going to be loaded into the TmCmp field when the next shadow transfer occurs.
<b>Capture Register 0 - 3</b>		
0x05	<b>TmCap0</b>	This register contains the values captured of Timer Value by event Cap0
0x06	<b>TmCap1</b>	This register get the values from TmCap0 event Cap0
0x07	<b>TmCap2</b>	This register contains the values captured of Timer Value by event Cap1
0x08	<b>TmCap3</b>	This register get the values from TmCap2 by event Cap1
0x09	<b>TRS</b>	<b>Timer Run/Clear Setting</b> This register control start, stop, clear of Timer
0x0A	<b>TCFS</b>	<b>Timer Capture Flags Status</b> This register containt flags of load state Capture Register 0 - 3
0x0B	<b>TRSt</b>	<b>Timer Run Status</b> This register containt current run status, count derection
0x0C	<b>TMS</b>	<b>Timer Mode Setting</b> This register control direction, Timer mode, external control event
0x0D	<b>ECR</b>	<b>Event control register</b> This register set selection Edge/Level and setting low pass filter of input Event 0 - 2
0x0E	<b>CMC</b>	<b>Event 0 - 2 Connection Matrix Control</b> This register set selection Event 0 - 2 to Start, Stop, Capture... functionality
0x0F	<b>ISR</b>	<b>Interrupt Status register</b> This register contains the status of all interrupt sources
0x10	<b>IEC</b>	<b>Interrupt Enable Control</b> Through this register it is possible to enable or disable the specific interrupt source(s).
0x11	<b>ISC</b>	<b>Interrupt Status Clear</b> Through this register it is possible for the SW to clear a specific interrupt status flag.
0x12	<b>PLC</b>	<b>Passive Level Config</b> This register holds the configuration for the output passive level control.

Timer Run/Clear Setting		
bit	name	description
0	RS	<b>Timer Run Bit set</b> Writing a 1B into this field sets the run bit of the timer. Read always returns 0.
1	RC	<b>Timer Run Bit Clear</b> Writing a 1B into this field clears the run bit of the timer. The timer is not cleared. Read always returns 0.
2	TC	<b>Timer Clear</b> Writing a 1B into this field clears the timer to 0000H. Read always returns 0.

Timer Run Status		
bit	name	description
0	TR	<b>Timer Run Bit set</b> This field indicates if the timer is running. 0B Timer is stopped 1B Timer is running
1	TCD	<b>Timer Counting Direction</b> This field indicates if the timer is being incremented or decremented 0B Timer is counting up 1B Timer is counting down

Timer Capture Flags Status		
bit	name	description
0	C0Full	1B Capture 0 register have data, cleared after read Capture 0 reg
1	C1Full	1B Capture 1 register have data, cleared after read Capture 1 reg
2	C2Full	1B Capture 2 register have data, cleared after read Capture 2 reg
3	C3Full	1B Capture 3 register have data, cleared after read Capture 3 reg

Timer Mode Setting		
bit	name	description
0	TCM	<b>Timer Counting Mode</b> 0B Edge aligned mode 1B Center aligned mode Note: When using an external signal to control the counting direction, the counting scheme is
1	SShM	<b>Single shot mode</b> This field controls the single shot mode. This is applicable in edge and center aligned modes. 0B Single shot mode is disabled 1B Single shot mode is enabled
2	CCM	<b>Capture Compare Mode</b> This field indicates in which mode the slice is operating. The default value is compare mode. The capture mode is automatically set by the HW when an external signal is applied to a capture trigger. 0B Compare Mode 1B Capture Mode

3	<b>STC</b>	<b>Shadow Transfer on Clear</b> Setting this bit to 1B enables a shadow transfer when a timer clearing action is performed.
5:4	<b>CCC</b>	<b>Clear on Capture Control</b> 00B Timer is never cleared on a capture event 01B Timer is cleared on a capture event into capture registers 0 and 2. (When SCE = 1B, Timer is always cleared in a capture event) 10B Timer is cleared on a capture event into capture registers 1 and 3. (When SCE = 1B, Timer is always cleared in a capture event) 11B Timer is always cleared in a capture event.
7:6	<b>StpFC</b>	<b>Extended Stop Function Control</b> This field controls the extended functions of the external Stop signal. 00B Clears the timer run bit only (default stop) 01B Clears the timer only (flush) 10B Clears the timer and run bit (flush/stop) 11B Reserved Note: When using an external up/down signal the flush operation sets the timer with zero if the counter is counting up and with the Period value if the counter is being decremented.
8	<b>StrFC</b>	<b>Extended Start Function Control</b> This field controls the extended functions of the external Start signal. 0B Sets run bit only (default start) 1B Clears the timer and sets run bit (flush/start) Note: When using an external up/down signal the if the counter is being incremented and with the Period value if the counter is being
9	<b>CCE</b>	<b>Continuous Capture Enable</b> 0B The capture into a specific capture register is done with the rules linked with the full flags 1B The capture into the capture registers is always done regardless of the full flag status (even if the register has not been read back).
10	<b>EMS</b>	<b>External Modulation Synchronization</b> Setting this bit to 1B enables the synchronization of the external modulation functionality with the PWM period. 0B External Modulation functionality is not synchronized with the PWM signal 1B External Modulation functionality is synchronized with the PWM signal

Event control register		
bit	name	description
1:0	<b>E0ES</b>	<b>Event 0 Edge Selection</b> 00B No action 01B Signal active on rising edge 10B Signal active on falling edge 11B Signal active on both edges
3:2	<b>E1ES</b>	<b>Event 1 Edge Selection</b>
5:4	<b>E2ES</b>	<b>Event 2 Edge Selection</b>

6	<b>E0LS</b>	<b>Event 0 Level Selection</b> 0B Active on HIGH level 1B Active on LOW level
7	<b>E2LS</b>	<b>Event 2 Level Selection</b>
8	<b>E3LS</b>	<b>Event 3 Level Selection</b>
10:9	<b>E0FC</b>	<b>Event 0 Low Pass Filter Configuration</b> This field sets the number of consecutive counts for needs to remain stable for this number of counts Clk, so that a level/transition is accepted.  00B LPF is disabled 01B 3 clock cycles 10B 5 clock cycles 11B 7 clock cycles
12:11	<b>E1FC</b>	<b>Event 1 Low Pass Filter Configuration</b>
14:13	<b>E2FC</b>	<b>Event 2 Low Pass Filter Configuration</b>

Event 0 - 2 Connection Matrix Control		
bit	name	description
1:0	<b>StrtS</b>	<b>External Start Functionality Selector</b> Selects the Event that is going to be linked with the external start functionality. 00B External Start Function deactivated 01B External Start Function triggered by Event 0 10B External Start Function triggered by Event 1 11B External Start Function triggered by Event 2
3:2	<b>StpS</b>	<b>External Stop Functionality Selector</b> Selects the Event that is going to be linked with the external start functionality. 00B External Start Function deactivated 01B External Start Function triggered by Event 0 10B External Start Function triggered by Event 1 11B External Start Function triggered by Event 2
5:4	<b>CapS0</b>	<b>External Capture 0 Functionality Selector</b> Selects the Event that is going to be linked with the external capture for capture reg 00B External Capture 0 Function deactivated 01B External Capture 0 Function triggered by Event 0 10B External Capture 0 Function triggered by Event 1 11B External Capture 0 Function triggered by Event 2
7:6	<b>CapS1</b>	<b>External Capture 0 Functionality Selector</b> Selects the Event that is going to be linked with the external capture for capture registers number 1 and 0 (CAP0S) number 3 and 2 (CAP1S) 00B External Capture 0 Function deactivated 01B External Capture 0 Function triggered by Event 0 10B External Capture 0 Function triggered by Event 1 11B External Capture 0 Function triggered by Event 2
9:8	<b>GatS</b>	<b>External Gate Functionality Selector</b> Selects the Event that is going to be linked with the counter gating function. This function is used to gate the timer increment/decrement procedure. 00B External Gating Function deactivated

11:10	<b>UpDws</b>	<p>01B External Gating Function triggered by Event 0  10B External Gating Function triggered by Event 1  11B External Gating Function triggered by Event 2</p> <p><b>External Up/Down Functionality Selector</b>  Selects the Event that is going to be linked with the Up/Down counting direction control.</p> <p>00B External Up/Down Function deactivated  01B External Up/Down Function triggered by Event 0  10B External Up/Down Function triggered by Event 1  11B External Up/Down Function triggered by Event 2</p>
13:12	<b>LdS</b>	<p><b>External Timer Load Functionality Selector</b>  Selects the Event that is going to be linked with the timer load function.</p> <p>00B - External Load Function deactivated  01B - External Load Function triggered by Event 0  10B - External Load Function triggered by Event 1  11B - External Load Function triggered by Event 2</p>
15:14	<b>CntS</b>	<p><b>External Count Selector</b>  Selects the Event that is going to be linked with the count function. The counter is going to be increment/decremented each time that a specific transition on the event is detected.</p> <p>00B External Count Function deactivated  01B External Count Function triggered by Event 0  10B External Count Function triggered by Event 1  11B External Count Function triggered by Event 2</p>
17:16	<b>MdIS</b>	<p><b>External Modulation Functionality Selector</b>  Selects the Event that is going to be linked with the external modulation function</p> <p>00B - Modulation Function deactivated  01B - Modulation Function triggered by Event 0  10B - Modulation Function triggered by Event 1  11B - Modulation Function triggered by Event 2</p>

Interrupt Status register			
bit	name	description	This register contains the status of all interrupt sources
0	<b>PMup</b>	<p><b>Period Match while Counting Up</b>  0B Period match while counting up not detected  1B Period match while counting up detected</p>	
1	<b>OMdw</b>	<p><b>One Match while Counting Down</b>  0B One match while counting down not detected  1B One match while counting down detected</p>	
2	<b>CMup</b>	<p><b>Compare Match while Counting Up</b>  0B Compare match while counting up not detected  1B Compare match while counting up detected</p>	
3	<b>CMdw</b>	<p><b>Compare Match while Counting Down</b>  0B Compare match while counting down not detected  1B Compare match while counting down detected</p>	
4	<b>Ev0DS</b>	<p><b>Event 0 Detection Status</b>  Depending on the user selection on the , this bit can be set when a rising, falling or both transitions are detected.</p>	

5	<b>Ev1DS</b>	0B Event 0 not detected 1B Event 0 detected <b>Event 1 Detection Status</b> 0B Event 1 not detected 1B Event 1 detected
6	<b>Ev2DS</b>	<b>Event 2 Detection Status</b> 0B Event 2 not detected 1B Event 2 detected

Interrupt Enable Control			
bit	name	description	Through this register it is possible to enable or disable the s
0	<b>PMupEn</b>	<b>Period match while counting up enable</b> Setting this bit to 1B enables the generation of an interrupt pulse every time a period match while counting up occurs. 0B Period Match interrupt is disabled 1B Period Match interrupt is enabled	
1	<b>OMdwEn</b>	<b>One match while counting down enable</b> Setting this bit to 1B enables the generation of an interrupt pulse every time an one match while counting down occurs. 0B One Match interrupt is disabled 1B One Match interrupt is enabled	
2	<b>CMupEn</b>	<b>Compare match while counting up enable</b> Setting this bit to 1B enables the generation of an interrupt pulse every time a compare match while counting up occurs. 0B Compare Match while counting up interrupt is disabled 1B Compare Match while counting up interrupt is enabled	
3	<b>CMdwEn</b>	<b>Compare match while counting down enable</b> Setting this bit to 1B enables the generation of an interrupt pulse every time a compare match while counting down occurs. 0B Compare Match while counting down interrupt is disabled 1B Compare Match while counting down interrupt is enabled	
4	<b>Ev0DSEn</b>	<b>Event 0 interrupt enable</b> Setting this bit to 1B enables the generation of an interrupt pulse every time that Event 0 is detected. 0B Event 0 detection interrupt is disabled 1B Event 0 detection interrupt is enabled	
5	<b>Ev1DSEn</b>	<b>Event 1 interrupt enable</b> Setting this bit to 1B enables the generation of an interrupt pulse every time that Event 1 is detected. 0B Event 1 detection interrupt is disabled 1B Event 1 detection interrupt is enabled	
6	<b>Ev2DSEn</b>	<b>Event 2 interrupt enable</b> Setting this bit to 1B enables the generation of an interrupt pulse every time that Event 2 is detected. 0B Event 2 detection interrupt is disabled 1B Event 2 detection interrupt is enabled	

Interrupt Status Clear			
bit	name	description	Through this register it is possible for the SW to clear a spe
0	PMup	<b>Period match while counting up clear</b> Writing a 1B into this field clears the ISR.PMup	
1	OMdw	<b>One match while counting down clear</b> Writing a 1B into this bit clears the ISR.Omdw bit. A read always returns 0.	
2	CMup	<b>Compare match while counting up clear</b> Writing a 1B into this field clears the ISR.CMup bit. A read always returns 0.	
3	CMdw	<b>Compare match while counting down clear</b> Writing a 1B into this bit clears the ISR.CMdw bit. A read always returns 0.	
4	Ev0DS	<b>Event 0 detection clear</b> Writing a 1B into this bit clears the ISR.Ev0DS bit. A read always returns 0.	
5	Ev1DS	<b>Event 1 detection clear</b> Writing a 1B into this bit clears the ISR.Ev1DS bit. A read always returns 0.	
6	Ev2DS	<b>Event 2 detection clear</b> Writing a 1B into this bit clears the ISR.Ev2DS bit. A read always returns 0.	

Passive Level Config			
bit	name	description	This register holds the configuration for the output passive
0	OPL	<b>Output Passive Level</b> This field controls the passive level of the output pin. 0B Passive Level is LOW 1B Passive Level is HIGH A write always addresses the shadow register, while a read always returns the current used value.	