

## Mercury ZX1 SoC Module

# Reference Design for Mercury+ PE1 Base Board User Manual

#### **Purpose**

The purpose of this document is to present to the user the overall view of the Mercury ZX1 SoC module reference design and to provide the user with a step-by-step guide to the complete Xilinx® SoC design flow used for the Mercury ZX1 SoC module.

#### **Summary**

This document first gives an overview of the Mercury ZX1 SoC module reference design and then guides through the complete Xilinx SoC design flow for the Mercury ZX1 SoC module in the getting started section. In addition, the internals and the boot options of the Mercury ZX1 SoC module reference design are described.

Product Information Number		Name	
Product	ME-ZX1	Mercury ZX1 SoC Module	

Document Information	Reference	Version	Date
Reference / Version / Date	D-0000-403-001	05	12.03.2018

Approval Information	Name	Position	Date
Written by	DIUN	Design Engineer	04.01.2016
Verified by	GLAC	Design Engineer	15.01.2016
Approved by	RPAU	Quality Manager	16.01.2018

#### **Copyright Reminder**

Copyright 2018 by Enclustra GmbH, Switzerland. All rights are reserved.

Unauthorized duplication of this document, in whole or in part, by any means is prohibited without the prior written permission of Enclustra GmbH, Switzerland.

Although Enclustra GmbH believes that the information included in this publication is correct as of the date of publication, Enclustra GmbH reserves the right to make changes at any time without notice.

All information in this document is strictly confidential and may only be published by Enclustra GmbH, Switzerland.

All referenced trademarks are the property of their respective owners.

#### **Document History**

Version	Date	Author	Comment
05	12.03.2018	RLOC	Fixed Led to Gpio assignment
04	16.01.2018	DDUE	Updated to Vivado and SDK 2017.4, other style updates and clarifications
03	10.06.2016	DIUN	Minor style updates and clarifications
02	02.02.2016	DIUN	Corrected switch configuration
01	27.01.2016	MOBE	Version 01

## **Table of Contents**

<b>1</b> 1.1 1.2 1.3	OverviewIntroductionDirectory StructurePrerequisites	
<b>2</b> 2.1 2.2	Reference Design Description Block Diagram	<b>6</b>
2.2.1 2.2.2 2.2.3 2.2.4	Clocks	6 7 7 7
2.2.5 2.2.6 2.2.7	Quad SPI Flash Controller	8
2.2.8 2.2.9 2.3		9 10
2.3.1 2.3.2 2.3.3	PL DDR3/DDR3L SDRAM  GPIOs	
3.1 3.2 3.3 3.4 3.5 3.6 3.7 3.7.1 3.7.2 3.7.3 3.7.4 3.7.5 3.7.6 3.7.7	Essential Information	12 14 15 18 19 21 22 23 24 25 29
4 4.1 4.1.1 4.1.2 4.1.3 4.1.4 4.2 4.2.1 4.2.2 4.2.3 4.2.4	QSPI Flash Boot Generating the Image Files Preparing the Hardware Programming the QSPI Flash Booting from the QSPI Flash SD Card Boot Generating the Image Files Preparing the Hardware Programming the SD Card	34 35
<b>5</b> 5.1 5.2 5.3	Vivado Issues	<b>40</b> 40 40 40

5.4	UART Connection Issues	40
5.5	QSPI Boot Issues	41

## 1 Overview

#### 1.1 Introduction

The Mercury ZX1 SoC module reference design demonstrates a system using the Mercury ZX1 SoC module in combination with the Mercury+ PE1 base board (any board variant) or with the regular Mercury PE1 base board (previous revisions). It presents the basic configuration of the device and features some example applications.

A troubleshooting section is included at the end of the document, to help the user solve potential issues related to board connectivity and/or system functionality.

Please note that the features presented in the reference design depend on the employed base board, therefore some features may not be available in certain hardware configurations.

An introduction to the Xilinx tools is provided by the documents below:

- Zynq®7000 All Programmable SoC Embedded Design Tutorial [1]
- Vivado Design Suite User Guide, Embedded Processor Hardware Design [2]
- Vivado Design Suite Tutorial, Embedded Processor Hardware Design [3]

More information on the Mercury ZX1 SoC module and the Mercury+ PE1 base board can be retrieved from their respective user manuals [5] [6].

#### 1.2 Directory Structure

The Mercury ZX1 SoC module reference design is delivered as a ZIP archive file with the following directory structure and contents:

- binaries Pre-compiled binaries directory
- scripts Scripts directory required for Vivado project creation
- SdkExport Pre-generated hardware description files required for SDK applications
- software Software projects directory
- src Xilinx pinout and timing constraints and VHDL source code directory
- Mercury\_ZX1\_Reference\_Design\_for\_Mercury\_PE1\_User\_Manual.pdf User manual (this document)

#### 1.3 Prerequisites

- IT
- A computer with a microSD card slot (optional<sup>1</sup>) running Windows 7 64-bit (or later)
- Software
  - Xilinx Vivado 2017.4 WebPack, Evaluation, Design or System Edition (check the Mercury ZX1 SoC Module User Manual [5] for details on device support in Xilinx tools)
  - Xilinx Software Development Kit (SDK) 2017.4
  - Enclustra Module Configuration Tool (MCT) [7] (optional<sup>2</sup>)
  - A terminal emulation program (e.g. Tera Term)
  - PuTTY (optional<sup>3</sup>)
- Hardware
  - An Enclustra Mercury ZX1 SoC module
  - An Enclustra Mercury+ PE1 base board (any board variant) or a regular Mercury PE1 base board (previous revisions)
- Accessories
  - A standard micro USB cable or a standard type B USB cable<sup>4</sup>
  - A Xilinx JTAG programmer (e.g. Platform Cable USB) download cable (optional<sup>5</sup>)
  - A microSD card (optional<sup>1</sup>)

<sup>&</sup>lt;sup>1</sup>Only required for SD card boot mode

<sup>&</sup>lt;sup>2</sup>May be used for flash programming, for SoC device configuration or for FTDI configuration.

<sup>&</sup>lt;sup>3</sup>Required for running the Ethernet lwIP example

<sup>&</sup>lt;sup>4</sup>Both USB cables are required for running the USB storage emulation example.

<sup>&</sup>lt;sup>5</sup>The FTDI device present on the base board can be configured to Xilinx JTAG mode using the Enclustra MCT software [7].

## 2 Reference Design Description

## 2.1 Block Diagram




Figure 1: Hardware Block Diagram

## 2.2 Processing System (PS)

#### **2.2.1** Clocks

The PS input clock frequency is configured to 33.33 MHz, while the CPU clock frequency is configured to 666.66 MHz. The CPU clock frequency multiplier can be modified in the Zynq system. A 50 MHz clock is exported from PS to the PL.

#### 2.2.2 PS DDR3/DDR3L SDRAM

The Mercury ZX1 SoC module has two DDR3/DDR3L memory interfaces: one is connected to the PS, while the other is connected to the PL.

The PS DDR3/DDR3L SDRAM memory runs at 533 MHz (1066 Mbit/sec) at a voltage of 1.5 V by default. These parameters can be modified in the Zynq system. For a voltage of 1.35 V, beside the changes in the PS, it is necessary to change the top level assignment to DDR3\_VSEL signal from high impedance to logic low.

The DDR settings in the Zynq system must be configured according to the Mercury ZX1 SoC Module User Manual [5].

#### 2.2.3 SD Card

The SD card is configured in the PS to the MIO 40..45 pins. This enables SD card access, as well as booting from the SD card.

To allow the Mercury ZX1 SoC module to boot from the SD card, the hardware configuration on the Mercury+ PE1 base board must be done according to Section 4.2.2.

Please note that the SD pins are shared between the PS and the PL.

#### Warning!

Because the MIOs 40..45 are connected to FPGA pins AA13, AA12, AB17, AB16, AC17, AC16 in parallel, make sure the FPGA pins are in high impedance state before driving the PS SD pins and vice versa.

In order to be able to access and write to the SD card from Linux, it is recommended to enable the Write Protect (WP) and Card Detect (CD) pins in the PS, map them to EMIO pins and tie them off to high, respectively low state. An example is available in the reference design sources.

#### 2.2.4 I2C

The I2C controller I2C0 is configured to the EMIO pins. Table 1 lists the connected devices on the Mercury ZX1 SoC module and Mercury+ PE1 base board.

Device	Address (7-bit)	Vendor	Part Type
Real-time clock	0x6F	Intersil	ISL12020MIRZ
RTC user SRAM	0x57	Intersil	ISL12020MIRZ
Secure EEPROM	0x64	Atmel	ATSHA204A-MAHDA-T
System controller	0x0D	Lattice Semiconductor	LCMXO2-4000HC-6MG132I
System monitor	0x2F	Texas Instruments	LM96080CIMT/NOPB
Clock generator	0x70	Silicon Labs	SI5338B-B-GMR
User EEPROM	0x57	Microchip	24AA128T-I/MNY
Accelerometer	0x1D	ST Microelectronics	LSM303CTR
Magnetometer	0x1E	ST Microelectronics	LSM303CTR

Table 1: I2C Devices

Please note that, depending on the employed base board, some of the I2C devices may not be available in certain hardware configurations.

The device vendors or addresses of the I2C devices may change in future revisions of Mercury ZX1 SoC module or Mercury+ PE1 base board.

For detailed information on the I2C devices, please refer to the corresponding user manuals [5] [6].

#### 2.2.5 Quad SPI Flash Controller

The quad SPI flash controller is connected to MIO 1..6 and 8 pins in Single Slave Select mode. MIO 2..6 pins are shared between NAND flash and QSPI flash on the Mercury ZX1 SoC module. Please refer to the Mercury ZX1 SoC Module User Manual [5] for details about flash programming and usage.

To allow the Mercury ZX1 SoC module to boot from the QSPI flash, the hardware configuration on the Mercury+ PE1 base board must be done according to Section 4.1.2.

#### 2.2.6 **UART**

The UART0 is mapped to MIO 46..47 pins and connected to the FTDI USB device controller on the Mercury+ PE1 base board. The UART is configured as shown in Table 2.

Parameter	Value
Baud rate	115′200
Data	8 bit
Parity	None
Stop	1 bit
Flow control	None

Table 2: UART Configuration

#### Warning!

Because the MIOs 46..47 are connected to FPGA pins AA15 and AA14 in parallel, make sure the FPGA pins are in high impedance state before driving the PS UART pins and vice versa.

#### 2.2.7 Ethernet

The Ethernet MAC ENET0 is mapped to MIO 16..27 and 52..53 pins and is connected to a Micrel KSZ9031 Ethernet PHY on the Mercury ZX1 SoC module using RGMII interface. The PHY can be configured via the MDIO management interface on PHY address 3.

Please note that the RGMII delays in the Ethernet PHY need to be configured before the Ethernet interface can be used. In the reference design this is done in the First Stage Boot Loader (FSBL) and in the Ethernet lwIP example.

#### 2.2.8 USB

The USB controller USB0 on MIO 28..39 pins is connected to a USB3320C USB 2.0 PHY. This interface can be configured for USB host, USB device and USB On-The-Go (OTG) operations.

Depending on the required USB mode, the settings in the system controller and the DIP switches on the Mercury+ PE1 base board must be configured correctly. Please refer to the Mercury+ PE1 Base Board User Manual [6] for details.

#### 2.2.9 **GPIOs**

The unused MIO pins from the PS are available as GPIOs. They are mapped to MIO pins 15 and 48..51 in the PS. The function of the general purpose pins on the Mercury ZX1 SoC module is described in Table 3. The shared pins can be used either in the PL or in the PS.

GPIO	Signal	Function
MIO 15	MDIO_SEL_LED3#	MDIO select/LED3# shared signal, see Mercury ZX1 SoC Module User Manual [5] for details
MIO 48	GPIO 48	GPIO, shared with FPGA pin Y16
MIO 49	GPIO 49	GPIO, shared with FPGA pin Y15
MIO 50	GPIO 50	GPIO, shared with FPGA pin W16
MIO 51	GPIO 51	GPIO, shared with FPGA pin W15

Table 3: PS GPIO Configuration

#### Warning!

Because the MIOs 48..51 are connected to FPGA pins Y16, Y15, W16, W15 in parallel, make sure the FPGA pins are in high impedance state before driving the PS GPIO pins and vice versa.

#### 2.3 Programmable Logic (PL)

#### 2.3.1 PL DDR3/DDR3L SDRAM

The PL DDR3/DDR3L SDRAM memory runs at 400 MHz (800 Mbit/sec) at a voltage of 1.5 V by default. These parameters can be modified in the Memory Interface Generator (MIG) IP core. For a voltage of 1.35 V, beside the changes in the IP core, it is necessary to change the top level assignment to DDR3\_VSEL signal from high impedance to logic low.

The DDR settings in the MIG IP core must be configured according to the Mercury ZX1 SoC module User Manual [5].

#### 2.3.2 **GPIOs**

A Xilinx GPIO controller in the PL is connected to the PS via an AXI bus. The least significant bit of the PL GPIO bus is connected to LED0# in the top level, as described in Table 4.

The FPGA firmware contains a 24-bit counter freely running at 50 MHz. The MSB of this counter is used to blink LED2# on FPGA pin H9 with a frequency of approximately 3 Hz. LED1# is driven by the same counter and blinks twice as fast as LED2#.

FPGA Pin	Signal	Function
H7	FPGA_LED0#	GPIO 0, controlled by the PL GPIO controller
H6	FPGA_LED1#	Blinking LED counter MSB-1
Н9	FPGA_LED2#	Blinking LED counter MSB

Table 4: FPGA Firmware I/O Configuration

#### 2.3.3 XADC

A Xilinx XADC IP core instance is connected to the PS via an AXI bus, in order to monitor the temperature of the device. The temperature threshold for this module is configured to the industrial applications temperature,  $85^{\circ}$  Celsius.

The constraints provided in the reference design enable FPGA bitstream power-down, when the temperature increases above the threshold. In this case, the PL will be reset, while the ARM processor will still be running.

Depending on the user application, the Mercury ZX1 SoC module may consume more power than can be dissipated without additional cooling measures; always make sure the SoC is adequately cooled by installing a heat sink and/or providing air flow. Temperature control and monitoring is very important in a complex design.

Information that may assist in selecting a suitable heat sink for the Mercury ZX1 SoC module can be found in the Enclustra Modules Heat Sink Application Note [8].

## 3 **Getting Started**

This section describes the steps required to configure the Mercury ZX1 SoC module and Mercury+ PE1 base board in order to run the example applications. The section includes information on how to:

- Mount the module and configure the base board
- Generate the FPGA bitstream
- Prepare the software workspace
- Run the software applications

The example applications, including the expected results of running the software, are described in detail in Section 3.7.

#### 3.1 Essential Information

#### Warning!

Never mount or remove the Mercury ZX1 SoC module to or from the Mercury+ PE1 base board while the Mercury+ PE1 base board is powered. Always remove or turn off the power supply before mounting or removing the Mercury ZX1 SoC module.

#### Warning!

It is possible to mount the Mercury ZX1 SoC module the wrong way round on the Mercury+ PE1 base board - always check that the mounting holes on the Mercury+ PE1 base board are aligned with the mounting holes of the Mercury ZX1 SoC module.

The base board and module may be damaged if the module is mounted the wrong way round and powered up.

#### Warning!

Depending on the user application, the Mercury ZX1 SoC module may consume more power than can be dissipated without additional cooling measures; always make sure the SoC is adequately cooled by installing a heat sink and/or providing air flow.

#### Warning!

Please read carefully the Mercury ZX1 SoC module and Mercury + PE1 base board user manuals before proceeding.

Note that when Enclustra MCT [7] is used for SoC configuration or flash programming, all other tools that may be connected to the FTDI device (e.g. Vivado Hardware Manager, SDK, UART terminal) must be closed.

## 3.2 Hardware Setup




Figure 2: Mercury+ PE1 Base Board Assembly Drawing (Top View)

Step	Description
1	Set the I/O voltage jumpers on the Mercury+ PE1 base board according to label I/O Voltage in Figure 2 (the jumpers are marked with red rectangles):
	<ul> <li>VSEL A = 2.5 V (position A)</li> <li>VSEL B = 1.8 V (position B)</li> </ul>
2	Set the configuration DIP switches on the Mercury+ PE1 base board as follows (see labels <b>CFG A</b> and <b>CFG B</b> in Figure 2):
	<ul> <li>CFG A = [1: OFF, 2: OFF, 3: OFF, 4: ON ]</li> <li>Depending on the available USB cable, the CFG B DIP switches must be configured as follows:</li> </ul>
	<ul> <li>For micro USB cable: CFG B = [1: OFF, 2: OFF, 3: ON, 4: ON]</li> <li>For type B USB cable: CFG B = [1: ON, 2: ON, 3: ON, 4: ON]</li> </ul>
3	Mount the Mercury ZX1 SoC module to the Mercury+ PE1 base board. Make sure that the mounting holes of the Mercury ZX1 SoC module are aligned with the mounting holes of the Mercury+ PE1 base board before proceeding.

Continued on next page...

Step	Description
4	Connect the USB cable between your computer and the Mercury+ PE1 base board. Use the micro USB port labeled <b>USBUB</b> in Figure 2 or the type B USB port labeled <b>USB</b> , according to your hardware configuration.
5	Connect the 12 V DC power supply plug to the power connector of the Mercury+ PE1 base board (see label 12 V DC in Figure 2).
6	Set the power switch of the Mercury+ PE1 base board to ON (see label <b>PWR SW</b> in Figure 2).
7	Connect the Xilinx Platform Cable USB to the JTAG connector of the Mercury+ PE1 base board (see label <b>JTAG Xilinx</b> in Figure 2).
	Alternatively, JTAG over USB may be used. For this, the FTDI device on the Mercury+ PE1 base board must be configured to Xilinx JTAG mode using Enclustra MCT [7].
	Details on the Xilinx JTAG mode configuration are presented in the Mercury+ PE1 Base Board User Manual [6]
8	Open a terminal program on your computer (e.g. Tera Term) and open a serial port connection using the COM port labeled with the higher number from the two newly detected ports.
	For issues related to COM ports detection, refer to Section 5.4.
	Configure the UART parameters according to Section 2.2.6.

Table 5: Hardware Setup Step-By-Step Guide

#### Warning!

Please make sure that a single JTAG adapter is connected to the base board and enabled at a given moment, otherwise the development tools may report errors during JTAG connecting attempts.

#### 3.3 FPGA Bitstream Generation

For a fast test of the provided software applications, the pre-generated bitstream included in the binaries directory may alternatively be used, therefore the steps described in this section may be skipped.

The <base\_dir>\binaries directory includes bitstream files for any SoC device that may be equipped on the module.

Step	Description
1	Edit the fpga_part variable in scripts\settings.tcl file, according to your SoC device. This file includes module name and board information required for the project creation script.
	All settings, except for fpga_part should be left on default. The list of options for fpga_part is given in the comments within the Tcl file.
	Save the file after editing.
2	Start Xilinx Vivado 2017.4 and create the Mercury ZX1 SoC module reference design project:
	1. Click on the Tcl console at the bottom of the page and type:
	<ul><li>(a) cd <base_dir> (<base_dir> is the directory in which you extracted the archive contents). Note that you must use / for hierarchy separator, instead of \.</base_dir></base_dir></li><li>(b) source scripts/create_project.tcl</li></ul>
	2. Wait for completion
3	Run Synthesis, Implementation & Bitstream Generation in Vivado 2017.4:
	<ol> <li>Click on Generate Bitstream from the Flow Navigator bar</li> <li>In the Launch Runs window click OK - this will start automatically the entire implementation process</li> <li>Wait for completion → select View Reports → OK</li> </ol>
	·
4	Export the hardware system information (required for the SDK projects):
	1. File $ o$ Export $ o$ Export Hardware 2. Enable Include bitstream checkbox
	If you want to save the .hdf file to another path than the default location:
	<ul><li>3. Click on Choose Location → Select</li><li>4. Hit OK</li></ul>

Table 6: FPGA Bitstream Generation Step-By-Step Guide

## 3.4 SDK Workspace Preparation

This section describes how to create and import the software applications. The steps are generic, and apply to all software examples provided in the release archive, along with this document.

The <base\_dir>\SdkExport directory includes pre-generated hardware description files for any SoC device that may be equipped on the module.

Step	Description
1	Start Xilinx SDK 2017.4
	<ol> <li>Select any workspace (e.g. <base_dir>\workspace)</base_dir></li> </ol>
2	Create a new board support package (BSP)
	1. File $\to$ New $\to$ Board Support Package $\to$ Specify 2. In the New Hardware Project window:
	<ul> <li>(a) For Project Name type hw_platform_0</li> <li>(b) For Target Hardware Specification select the .hdf file you exported from Vivado, as described in Section 3.3.         <pre>The default location used by Vivado is</pre></li></ul>
	3. In the New Board Support Package Project window:
	<ul><li>(a) For Project Name type standalone_bsp_0</li><li>(b) For Hardware Platform select hw_platform_0</li><li>(c) For CPU select ps7_cortexa9_0</li><li>(d) Hit Finish</li></ul>
	4. In the Board Support Package Settings window (see Figure 3):
	<ul><li>(a) Enable the checkboxes corresponding to the drivers and libraries required in the BSP: lwip141, xilffs, xilmfs, xilrsa</li><li>(b) Hit OK</li></ul>
3	Create new First Stage Boot Loader application
	1. File $\rightarrow$ New $\rightarrow$ Application Project 2. In the Application Project window:
	<ul> <li>(a) For Project Name type FSBL</li> <li>(b) For Board Support Package select Use existing, and select standalone_bsp_0</li> <li>(c) Leave the other settings on default values</li> <li>(d) Hit Next</li> </ul>
	3. In the Templates window:
	(a) Select Zynq FSBL (b) Hit Finish
	<ol> <li>Copy the files provided in <base_dir>\software\FSBL\src directory from the reference design release archive to <workspace>\FSBL\src directory (and replace the fsbl_hooks.c file). This step is required as per explanation in Section 3.7.8.</workspace></base_dir></li> </ol>

Continued on next page...

Step	Description
4	Import the example projects into the workspace (see Figure 4):
	<ol> <li>File → Import</li> <li>Select General → Existing Projects into Workspace and hit Next</li> <li>For Select root directory choose <base_dir>\software and hit OK</base_dir></li> <li>Enable checkbox Copy projects into workspace</li> <li>Hit Finish</li> </ol>
5	Build all projects
	1. Hit Ctrl-B and wait for completion

Table 7: SDK Workspace Preparation Step-By-Step Guide




Figure 3: Board Support Package Settings

#### Warning!

For a successful build of the software examples the hardware project must be named "hw\_platform\_0" and that the BSP must be named "standalone\_bsp\_0".




Figure 4: Importing Software Projects

#### Warning!

Please note that the software applications may not work properly if they are imported in another software version than the one specified in this document. A solution for such cases is creating a fresh software project with the sources provided in the reference design.

#### Warning!

Please make sure that during import process the checkbox for copying the projects into workspace has been enabled, otherwise the build step will fail due to incorrect file paths.

## 3.5 FPGA Programming

Step	Description
1	Open Xilinx SDK 2017.4:
	<ol> <li>Click on Xilinx Tools → Program FPGA</li> <li>For Hardware Platform select hw_platform_0</li> <li>For Bitstream field hit Search → select system_top.bit</li> <li>Hit Program</li> </ol>
	The configuration is shown in Figure 5.
	For issues related to JTAG connection, refer to Section 5.3.
2	After the FPGA is successfully configured, the <b>DONE</b> LED should be lit.

Table 8: FPGA Programming Step-By-Step Guide




Figure 5: FPGA Programming Settings

## 3.6 Running Software Applications

This section describes how to run software applications on the Mercury ZX1 SoC module. The steps are generic, and apply to all software examples provided in the release archive, along with this document.

In order to execute the applications, the hardware needs to be configured as described in Section 3.2.

Note that the FPGA must be programmed before running the software applications. Refer to Section 3.5 for details on FPGA programming.

Step	Description
1	Create a run configuration for the application in SDK 2017.4:
	<ol> <li>Run → Run Configurations</li> <li>Right-click Xilinx C/C++ application (GDB) and hit New or double-click on Xilinx C/C++ application (GDB)</li> <li>Enter a run configuration name in the Name field (e.g. HelloWorld)</li> <li>Target Setup tab (see Figure 6):</li> </ol>
	<ul> <li>(a) For Hardware Platform select hw_platform_0</li> <li>(b) For CPU select ps7_cortexa9_0</li> <li>(c) In the Bitstream file field, hit Search</li> <li>(d) Select system_top.bit and hit OK</li> <li>(e) In the Initialization file field, hit Search</li> <li>(f) Select ps7_init.tcl and hit OK</li> <li>(g) Enable checkboxes Run ps7_init and Run ps7_post_config</li> </ul>
	5. Application tab:
	<ul><li>(a) In the Project Name field click browse and select an application (e.g. MemoryTest)</li><li>(b) In the Application field click search and select an .elf file</li><li>(c) Hit Apply</li></ul>
2*	Optional - for the lwIP example application, the following extra steps are required:
	<ol> <li>Select the Application tab (see Figure 7)</li> <li>In the Data Files to download before launch section:         <ul> <li>(a) Click Add</li> <li>(b) Select the memory file system image from the lwIP example: <base_dir></base_dir></li></ul></li></ol>
	(а) піс Арріу
3	Start the application by clicking the Run button.
	In some test setup cases it was observed that the SDK tool was not able to start a second run session without a hardware reset. If required, power off and on the base board and restart the run configuration.

Table 9: Running an Application Step-By-Step Guide




Figure 6: Run Configurations Settings




Figure 7: Run Configurations Settings for LwIP Application

#### 3.7 Embedded Software

This section describes the software examples and the expected UART output while running these applications.

#### 3.7.1 General

The Mercury ZX1 SoC module reference design comes with a number of example applications, which show how to initialize the peripheral controllers and how to access the external devices. All of them are bare-metal applications that are executed in the DDR SDRAM memory.

The applications included are a Hello World example, an I2C test that reads and prints out the module and board configuration, a flash test which checks the QSPI flash memory available on the Mercury ZX1 SoC module, a web server implementation example using IwIP networking stack, a USB storage emulation example, and a memory test that checks the DDR SDRAM memory available on the module.

An additional section is included to describe how to create and modify the First Stage Boot Loader (FSBL) application. This application is required during the process of creating a boot image for the module.

The procedure of importing, creating and building the example applications is explained in Sections 3.4, 3.5 and 3.6.

#### 3.7.2 Hello World Application

The Hello World application is a very simple application, which is used to demonstrate all the required steps for getting a bare-metal application running on the Mercury ZX1 SoC module.

The Hello World application prints "Hello World x" for twenty times, while x is incremented by one at every iteration. Figure 8 shows the UART output of the Hello World application.

```
== Enclustra Hello Horld Example ==
Hello Horld D
Hello Horld 1
Hello Horld 2
Hello Horld 3
Hello Horld 4
Hello Horld 5
Hello Horld 6
Hello Horld 7
Hello Horld 8
Hello Horld 9
Hello Horld 10
Hello Horld 11
Hello Horld 12
Hello Horld 13
Hello Horld 14
Hello Horld 15
Hello Horld 16
Hello Horld 17
Hello Horld 18
Hello Horld 19
Goodbye...
```

Figure 8: Hello World Application UART Output

#### 3.7.3 I2C Example Application

The I2C example application demonstrates the configuration and use of the I2C controller on the Mercury ZX1 SoC module.

The I2C example application reads the module configuration data from the secure EEPROM on the Mercury ZX1 SoC module, date and time values from the RTC on the Mercury ZX1 SoC module, as well as voltage and current information from the system monitor present on the Mercury+ PE1 base board.

The module configuration includes: module type, serial number, DDR SDRAM and flash memory sizes, and first MAC address. The MAC addresses can be used by the user to configure the Ethernet MAC.

Figure 9 shows the UART output of the I2C application.

```
== Enclustra I2C test ==
    Module type
                                         Hercury ZX1
    Revision
    Serial number
                                          20:B0:F7:03:61:00
    MAC Address D
                                         Xilinx Zynq-7030 XC7Z030-2FBG676
    SoC type
    SoC speed grade
                                          Industrial
    Temperature grade
   Power grade
Gigabit Ethernet port count
Fast Ethernet port count
Real-time clock equipped
                                         Normal
                                          Ÿes
    USB device port count
DDR3L RAH (PS) size (HB)
                                         1024
    DDR3L RAM (PL) size (MB)
                                         256
    SPI flash size (MB)
                                         64
    NAND flash size (MB)
                                         512
Real Time Clock:
    Time: 11:22:33
Date: 22.11.10
    Temperature: 55 Celsius
System Monitor:
VMON_12V
VMON_3V3
                       Voltage = 12055 mV
                       Voltage = 3265 mV
                       Voltage = 2504 mV
    VHON OUT A
    VHON OUT B
                       Voltage = 1797 HV
    VHON_CS_HOD
VHON_CS_3V3
                       Current = 447 HA
                       Current = 22 нА
                       Voltage = 5064 HV
    VHON_5V
 == End of test ==
```

Figure 9: I2C Example Application UART Output

#### 3.7.4 Memory Test Application

The memory test application performs several tests on the DDR memory present on the Mercury ZX1 SoC module. A quick simple test and a detailed full test are executed.

The simple test is run on a bigger part of the memory and checks that the sequential incrementing of the address and writing values to the memory works as expected. The full test uses several writing patterns on two different parts of the memory, then reads the values and compares the results. This test is performed on a smaller part of the memory.

Figure 10 shows the UART output of the memory test application. Note that the starting address and the memory size configured for the test depend on the module and on the application settings.

Please note that depending on the DDR memory controller speed, memory cache enable and on the test size, the memory test may take several minutes to complete.

```
= Enclustra Memory Test ==
Testing 4MB @ Address 0xC0100000 (full test)
Loop 1/1:
  Stuck Address
  Random Value
  Compare XOR
                     : ok
  Compare SUB
                     : ok
  Compare MUL
Compare DIV
                      : ok
                      : ok
  Compare OR
  Compare AND
                      : ok
  Sequential Increment: .....ok
  Solid Bits
                     : .....oķ
  Block Sequential
  Checkerboard
  Bit Spread
Bit Flip
                      : ....ok
                      : ....ok
  Halking Ones
Halking Zeroes
                     : .....ok
                      : .....ok
  8-bit Árites
                     : ok
  16-bit Writes
                      : ok
Testing 255MB @ Address 0xC0100000 (quick test)
Loop 1/2:
  Sequential Increment: .....ok
  Sequential Increment: .....ok
= Test finished, no errors occurred ==
```

Figure 10: Memory Test Application - UART Output Example (addresses and test sizes may vary)

#### 3.7.5 Flash Test Application

The flash test application is based on the Xilinx SPI controller driver example and performs a write/read-back test of one sector starting at a specific address of the QSPI flash memory. The application initializes the SPI and the interrupt controller and includes read, write and erase functions that show how to access the flash memory on the Mercury ZX1 SoC module using the Xilinx SPI controller.

Figure 11 shows the UART output of the flash test application.

```
-- QSPI FLASH Interrupt Example Test --
-- Successfully ran QSPI FLASH Interrupt Example Test --
```

Figure 11: Flash Test Application UART Output

#### 3.7.6 Ethernet LwIP Application

The Ethernet lwIP application represents a basic example of running a web server on the Mercury ZX1 SoC module using the open-source TCP/IP networking stack lightweight IP (lwIP).

The example is based on the Xilinx lwIP example (see Xilinx Application Note [4]), modified for compatibility with the Ethernet PHY used on the Mercury ZX1 SoC module.

In order to do this change, one of the files generated automatically in the board support package (xemacpsif physpeed.c) has been modified and copied to the project sources.

Before launching the Ethernet lwIP application, the network adapter of the computer needs to be configured as described below.

It is recommended to have a second network adapter for local connections and keep the current network setup on the default adapter, in order to avoid reconfiguring the connection parameters.

#### **Computer Setup**

Step	Description
1	Connect a network cable (RJ45) between your computer and the Mercury+ PE1 base board. Use the connector marked with label <b>ETH</b> in Figure 2.
2	Open Control Panel $ o$ Network and Internet $ o$ Network and Sharing Center
3	Click on the Local Area Connection $\rightarrow$ Properties (see Figure 12)
	<ol> <li>Disable all connections except Internet Protocol Version 4 (TCP/IPv4)</li> <li>Click on Internet Protocol Version 4 (TCP/IPv4) → Properties</li> </ol>
	(a) Set the IP address to 192.168.1.1 (b) Set the subnet mask to 255.255.255.0 (c) Hit OK

Table 10: Computer Network Setup Step-By-Step Guide




Figure 12: Network Adapter Configuration for LwIP Application

Please note that a memory file system (MFS) image must be downloaded to the RAM for the application to run. Section 3.6 describes the required steps to run the lwIP Ethernet application.

After having the computer setup, as well as the run configurations done, two tests can be performed using the lwIP application.

The testing procedure and the expected UART output are further presented.

#### Testing the LwIP Web Server

Step	Description
1	Open a web browser
2	Type http://192.168.1.10/ in the address bar
	A basic web page indicating the current state of the LEDs on the Mercury ZX1 SoC module will be loaded in the browser.
	The user can toggle the LEDs using a button in the web page.
	Figure 13 illustrates the lwIP application web page.
3	Click the Toggle LEDs button, in order to change the state of the LEDs.

Table 11: Testing the LwIP Web Server Step-By-Step Guide




Figure 13: LwIP Application Web Page

#### Testing the LwIP Telnet Echo Server

Step	Description
1	Open a Telnet program (e.g. PuTTY) and configure the following parameters (see Figure 14):
	<ol> <li>For Host Name type 192.168.1.10</li> <li>For Protocol select Telnet</li> <li>For Port type 7</li> <li>Click Open</li> </ol>
2	Each character sent to the Mercury ZX1 SoC module is immediately sent back (each character appears twice in the Telnet terminal).

Table 12: Testing the LwIP Telnet Echo Server Step-By-Step Guide




Figure 14: PuTTY Configuration for Telnet Communication

Figure 15 displays the UART output of the Ethernet lwIP application, corresponding to web page loading action and to Telnet echo calls.

```
--lиIP RAH Mode Demo Application ----
Board IP:
                 192.168.1.10
                 255.255.255.0
Netmask:
                 192.168.1.1
Gateuau :
Add network
Set PHY Delays on Addr 3
auto-negotiated link speed: 1000 Hbit
netif set default
               Server
                         Port Connect Hith..
                            7 $ telnet <board_ip> 7
          echo server
                           8D Point your web Browser to http://192.168.1.1D
          http server
http GET: index.html
http GET: css/main.css
http GET: images/logo.gif
http GET: yui/yahoo.js
http GET: yui/dom.js
http GET: yui/event.js
http GET: yui/conn.js
http GET: yui/aniн.js
http GET: js/наin.js
echo_accept_callback
echo_recv_callback
echo_recv_callback
echo_recv_callback
echo recv callback
echo_recv_callback
echo_recv_callback
echo_recv_callback
echo_recv_callback
echo_recv_callback
```

Figure 15: Ethernet LwIP Application UART Output

#### 3.7.7 USB Storage Application

The USB storage application represents a basic example of a USB storage emulation.

The example is based on the Xilinx USB example (xusbps\_intr\_example.c), including additional printing messages.

In order to run the USB storage emulation example, two USB cables are required: one for the UART output and one for the USB storage emulation. While running the application, the USB cable for the USB storage needs to be connected to the base board. After starting the example the cable, Windows will issue a message asking the user to format the disk (see Figure 16).



Figure 16: Windows Message after Connecting a USB Cable

After formatting the disk (capacity 1 MB, FAT), a USB storage is visible and usable as a standard removable disk in Windows.

In order to run the USB example, the following steps are required:

Step	Description
1	Set the power switch of the Mercury+ PE1 base board to OFF/PCIe (see label <b>PWR SW</b> in Figure 2).
2	Disconnect all USB cables from the Mercury+ PE1 base board.
3	Set the configuration DIP switches on the Mercury+ PE1 base board as follows (see labels CFG A and CFG B in Figure 2):  • CFG A = [1: OFF, 2: OFF, 3: OFF, 4: ON]  • CFG B = [1: OFF, 2: OFF, 3: ON, 4: ON]
4	For UART output, connect a USB cable between your computer and the Mercury+ PE1 base board. Use the micro USB port labeled <b>USBUB</b> in Figure 2.
5	For the USB storage, connect a USB cable between your computer and the Mercury+ PE1 base board. Use the USB type B port labeled <b>USB</b> in Figure 2.
6	Set the power switch of the Mercury+ PE1 base board to ON (see label <b>PWR SW</b> in Figure 2).
7	Program the FPGA as described in Section 3.5 and start the application as described in Section 3.6
8	Format the disk and use it as standard removable disk storage.

Table 13: Running the USB Storage Example Step-By-Step Guide

Figure 17 shows the UART output of the USB storage application.

```
== Enclustra USB Test ==
Make sure the USB cable is connected to the USB connector
Windows will ask you to format the disk
```

Figure 17: USB Storage Application UART Output

#### 3.7.8 First Stage Boot Loader (FSBL) Application

The First Stage Boot Loader application is used in the boot image creation process described in Section 4.1.1. It is not used as an independent application.

The FSBL application is based on the Xilinx FSBL, extended by functions that enable the RGMII delays in the Ethernet PHY and initialize the real-time clock (RTC).

In addition, the FSBL reads the Ethernet MAC address via I2C from the secure EEPROM and configures the Ethernet MAC accordingly. If the secure EEPROM cannot be accessed, a default MAC address is assigned to the MAC.

The changes mentioned above are done in fsbl\_hooks.c file.

The source files provided in the ZIP archive along with this document must be copied into the software workspace, after generating the FSBL using Xilinx tools. Section 3.4 describes the required steps for FSBL

project generation.

## **4 Boot Configurations**

Once a software application has been developed and tested, this can be used to build a boot image for the module.

The boot image contains the FSBL, the bitstream for programming the PL, and the software bare-metal application.

In order to use a software application for the boot image, the code must be mapped for execution from the external DDR memory. If the program is mapped to the on-chip memory, it will overwrite the boot loader during execution. The example applications in the reference design are mapped for execution from the DDR memory by default.

For a fast test of the boot configurations, the pre-generated .bin images included in the <base\_dir>\binaries directory may be used for boot, instead of rebuilding the image. You need to select the file corresponding to the SoC device that is equipped on the module.

#### 4.1 QSPI Flash Boot

#### 4.1.1 Generating the Image Files

Step	Description
1	Create the boot image from Xilinx SDK 2017.4 (see Figure 18):  1. Right click on the application in the Project Explorer 2. Select Create Boot Image
2	For the lwIP Application, the following extra steps are required (see Figure 19):  In Create Zynq Boot Image Window hit Add  1. In File path field type the path to the memory file system image from the lwIP example: <pre></pre>
3	In Create Zynq Boot Image Window hit Create Image.  An image will be created in <workspace>\<app_name>\bootimage\BOOT.bin.</app_name></workspace>

Table 14: Generating the Image Files for QSPI Flash Boot Mode Step-by-Step Guide




Figure 18: Create Zynq Boot Image Settings




Figure 19: Create Zynq Boot Image Settings for LwIP Application

#### 4.1.2 Preparing the Hardware

Step	Description
1	Set the power switch of the Mercury+ PE1 base board to OFF/PCIe (see label <b>PWR SW</b> in Figure 2).
2	Disconnect all USB cables from the Mercury+ PE1 base board.
3	Enable the QSPI flash boot mode by setting the configuration DIP switches on the Mercury+ PE1 base board as follows (see labels <b>CFG A</b> and <b>CFG B</b> in Figure 2):
	<ul> <li>CFG A = [1: ON, 2: OFF, 3: OFF, 4: ON]</li> <li>Depending on the available USB cable, the CFG B DIP switches must be configured as follows:</li> </ul>
	<ul> <li>For micro USB cable:</li> <li>1. Set CFG B = [1: OFF, 2: OFF, 3: ON, 4: ON]</li> <li>2. Connect a USB cable to the micro USB port on the Mercury+ PE1 base board (see label USBUB in Figure 2)</li> </ul>
	<ul> <li>For type B USB cable:</li> <li>1. Set CFG B = [1: OFF, 2: OFF, 3: ON, 4: ON]</li> <li>2. Connect a USB cable to the USB type B port on the Mercury+ PE1 base board (see label USB in Figure 2)</li> <li>3. Set CFG B = [1: ON, 2: ON, 3: ON, 4: ON]</li> </ul>
4	Set the power switch of the Mercury+ PE1 base board to ON (see label PWR SW in Figure 2).

Table 15: Preparing the Hardware for QSPI Flash Boot Mode Step-by-Step Guide

## 4.1.3 Programming the QSPI Flash

Step	Description
1	Open Xilinx SDK 2017.4:
	<ol> <li>Xilinx Tools → Program Flash</li> <li>In Program Flash Memory window (see Figure 20):</li> </ol>
	<ul> <li>(a) For Image File select the boot image generated as described in Section 4.1.1</li> <li>(b) For FSBL File select the FSBL binary generated as described in Section 3.4</li> <li>(c) For Flash Type select qspi_single</li> <li>(d) Hit Program and wait for completion</li> </ul>
	The settings in the pictures are for reference only. Note that the configuration file must be selected according to your application.
	Some Vivado tool versions support QSPI flash programming only in JTAG boot mode. Please check the Mercury ZX1 SoC module and the Mercury + PE1 base board user manuals for details on how to configure this boot mode. If this is not available, please use one of the alternative methods.
2*	<b>Optional</b> - if SDK returns errors during flash programming or if the system does not boot properly, another option is to use Vivado 2017.4 to program the QSPI flash.
	<ol> <li>Flow → Open Hardware Manager</li> <li>Click on Open target → Auto Connect</li> <li>Right click on the corresponding FPGA device in the left bar → Add Configuration Memory Device (see Figure 21)</li> </ol>
	<ul> <li>(a) For Select Configuration Memory Part choose the memory part according to the Mercury ZX1 SoC Module User Manual [5], part type single.         This is in most cases s25fl512s-qspi-x4-single.     </li> <li>(b) Hit OK</li> </ul>
	4. In Program Configuration Memory Device window (see Figure 22):
	<ul><li>(a) For Configuration file select the boot image generated as described in Section 4.1.1</li><li>(b) For Zynq FSBL select the FSBL binary generated as described in Section 3.4</li><li>(c) In Program Operations section:</li></ul>
	<ul> <li>For Address Range select Entire Configuration Memory Device</li> <li>Enable checkboxes Erase, Blank Check, Program and Verify</li> <li>Hit OK and wait for completion</li> </ul>
	The settings in the pictures are for reference only. Note that the memory part and the configuration file must be selected according to your application.
	Some Vivado tool versions support QSPI flash programming only in JTAG boot mode. Please check the Mercury ZX1 SoC module and the Mercury+ PE1 base board user manuals for details on how to configure this boot mode. If this is not available, please use one of the alternative methods.
3*	<b>Optional</b> - alternatively, Enclustra Module Configuration Tool (MCT) [7] can be used to program the QSPI flash.
	Close all other tools that may be connected to the FTDI device (Vivado Hardware Manager, SDK, UART terminal).

Continued on next page...

# Step Description Before programming the QSPI flash from MCT, make sure the hardware configuration on the Mercury+ PE1 base board is done according to Section 4.1.2. In order to see the output in the UART terminal, close the MCT tool after QSPI flash programming and disconnect and reconnect the USB cable from the board and the UART terminal.

Table 16: Programming the QSPI Flash for QSPI Flash Boot Mode Step-by-Step Guide




Figure 20: QSPI Flash Programming Settings in SDK




Figure 21: QSPI Flash Programming Settings in Vivado - Adding the Memory Device




Figure 22: QSPI Flash Programming Settings in Vivado

## 4.1.4 Booting from the QSPI Flash

Step	Description
1	Check that the hardware configuration is done according to Section 4.1.2.
2	Press the power-on reset button (see label <b>POR</b> in Figure 2) and release it after a second.

Table 17: Booting from the QSPI Flash Step-by-Step Guide

#### 4.2 SD Card Boot

## 4.2.1 Generating the Image Files

Please refer to Section 4.1.1 describing the steps required to generate a boot image.

## 4.2.2 Preparing the Hardware

Step	Description
1	Set the power switch of the Mercury+ PE1 base board to OFF/PCIe (see label <b>PWR SW</b> in Figure 2).
2	Disconnect all USB cables from the Mercury+ PE1 base board.
3	Enable the SD card boot mode (default) by setting the configuration DIP switches on the Mercury+ PE1 base board as follows (see labels <b>CFG A</b> and <b>CFG B</b> in Figure 2):
	<ul> <li>CFG A = [1: OFF, 2: OFF, 3: OFF, 4: ON]</li> <li>Depending on the available USB cable, the CFG B DIP switches must be configured as follows:</li> </ul>
	<ul> <li>For micro USB cable: <ol> <li>Set CFG B = [1: OFF, 2: OFF, 3: ON, 4: ON]</li> <li>Connect a USB cable to the micro USB port on the Mercury+ PE1 base board (see label USBUB in Figure 2)</li> </ol> </li> <li>For type B USB cable: <ol> <li>Set CFG B = [1: OFF, 2: OFF, 3: ON, 4: ON]</li> <li>Connect a USB cable to the USB type B port on the Mercury+ PE1 base board (see label USB in Figure 2)</li> <li>Set CFG B = [1: ON, 2: ON, 3: ON, 4: ON]</li> </ol> </li> </ul>

Table 18: Preparing the Hardware for SD Card Boot Mode Step-by-Step Guide

## 4.2.3 Programming the SD Card

Step	Description
1	Write the Xilinx SD card boot image to the SD card
	<ol> <li>Insert the SD card into the SD card slot of your computer</li> <li>Copy the boot image generated for your application from <workspace>\<app_name>\bootimage\BOOT.bin to your SD card (directly in the root directory).</app_name></workspace></li> <li>Note that the name of the image must be preserved.</li> </ol>

Table 19: Programming the SD Card for SD Card Boot Mode Step-by-Step Guide

## 4.2.4 Booting from the SD Card

Step	Description
1	Insert the SD card into the SD card slot of the Mercury+ PE1 base board (see label <b>SD Card</b> in Figure 2).
2	Set the power switch of the Mercury+ PE1 base board to ON (see label <b>PWR SW</b> in Figure 2).

Table 20: Booting from the SD Card Step-by-Step Guide

## 5 Troubleshooting

#### 5.1 Vivado Issues

- If the changes in the block design (including licenses for special IPs) are not propagated into implementation, open the Hierarchy tab in Vivado and regenerate the block design files:
  - 1. Right click on the block design file (.bd)
  - 2. Click on Reset Output Products  $\rightarrow$  Reset
  - 3. Click on Generate Output Products  $\rightarrow$  Generate  $\rightarrow$  OK

#### 5.2 SDK Runtime Exceptions

- In order to avoid runtime exceptions issued by SDK, always stop running processes with the red Terminate button. In debug mode, hit this button before resetting or disconnecting the Mercury ZX1 SoC module.
- If the SDK reports runtime exceptions while downloading a program to memory, the following steps should be followed:
  - 1. Close SDK
  - 2. Shutdown any javaw, eclipse or xmd processes in Windows Task Manager
  - 3. Power off the Mercury ZX1 SoC module
  - 4. Restart SDK and power on the Mercury ZX1 SoC module
- After using SD card or flash boot on Zynq, the debugger will not connect to the target device anymore. In order to re-enable the debugger connection, the following steps should be followed:
  - 1. Remove the SD card and select the SD card boot mode, or alternatively, delete the QSPI flash and select the flash boot mode
  - 2. Restart the Mercury ZX1 SoC module

#### 5.3 JTAG Connection Issues

- If the JTAG cable is not detected, the following steps should be followed:
  - 1. Make sure that the hardware configuration is made according to Section 3.2
  - 2. Check that only one JTAG adapter is active and connected to the hardware at a given moment. Make sure that you are not using both built-in JTAG and Xilinx Platform Cable USB. More information on the Xilinx JTAG mode configuration on the Mercury+ PE1 base board can be retrieved from the base board user manual [6].
  - 3. If built-in JTAG is used, check that the FTDI device is configured to Xilinx JTAG mode. This can be done using the Enclustra MCT software [7].
  - 4. Remove the USB connection and power supply from the Mercury+ PE1 base board and close SDK
  - 5. Reconnect the USB and power supply and start SDK again
  - 6. If built-in JTAG is used, check for UART connection issues (refer to Section 5.4)
  - 7. Reboot the computer if the problem persists

#### 5.4 UART Connection Issues

- If the computer is not able to recognize the USB UART on the Mercury+ PE1 base board:
  - 1. Check that the USB cable is connected properly
  - 2. Check that the FTDI VCP drivers are installed
    - (a) Open Device Manager
    - (b) Universal Serial Bus controllers  $\to$  USB Serial Converter A/B  $\to$  Properties  $\to$  Advanced tab  $\to$  enable Load VCP checkbox

- (c) Reboot the computer if the COM port is still not detected
- 3. Reinstall the FTDI drivers if the problem persists
- If the computer does not output any character in the terminal program:
  - 1. Check that the FTDI device is set to UART mode:
    - (a) Download and open FT\_Prog utility (this is a third party tool offered by the FTDI company to configure FTDI devices)
    - (b) DEVICES → Scan and Parse
    - (c) Check that for Port A and B the RS232 UART property is true
  - 2. Check that the baud rate for the UART in the block design matches the baud rate set in the terminal program
  - 3. If the UART used is mapped to the EMIO pins in the PS, resetting the ARM core will not suffice. Reprogramming the PL is necessary, as the UART lines go through PL.
  - 4. Make sure that Enclustra MCT software is not open. After closing it, unplug and plug in again the USB cable corresponding to the UART communication.

#### 5.5 QSPI Boot Issues

- If the Mercury ZX1 SoC module is not able to boot from the QSPI flash:
  - 1. Use Vivado to program the flash
    - (a) Make sure that the Memory Device part type is correctly selected
    - (b) Make sure Erase and Program options are enabled
    - (c) Select Entire Configuration Memory Device for Address Range
  - 2. If the problem persists, a possible solution is to first erase the flash, and then program it either from Vivado or SDK

Please refer to Section 4.1.3 for details on QSPI flash programming.

#### **List of Figures**

		Hardware Block Diagram	
	2	Mercury+ PE1 Base Board Assembly Drawing (Top View)	12
	3	Board Support Package Settings	16
	4	Importing Software Projects	
	5	FPGA Programming Settings	
	6	Run Configurations Settings	
	7	Run Configurations Settings for LwIP Application	
	8	Hello World Application UART Output	
	9	I2C Example Application UART Output	
	10	Memory Test Application - UART Output Example (addresses and test sizes may vary)	
	11	Flash Test Application UART Output	
	12	Network Adapter Configuration for LwIP Application	
	13	Lwip Application Web Page	
	13 14	PuTTY Configuration for Telnet Communication	20
	15 10	Ethernet LwIP Application UART Output	29
	16	Windows Message after Connecting a USB Cable	
	17	USB Storage Application UART Output	
	18	Create Zynq Boot Image Settings	
	19	Create Zynq Boot Image Settings for LwIP Application	
	20	QSPI Flash Programming Settings in SDK	36
	21	QSPI Flash Programming Settings in Vivado - Adding the Memory Device	
-	22	QSPI Flash Programming Settings in Vivado	37
Lis	t of	Tables	
	1	12C Devices	7
	1 2	I2C Devices     UART Configuration	
:	-		8
:	2	UART Configuration	8 9
:	2	UART Configuration	8 9 10
	2 3 4	UART Configuration	8 9 10 13
2	2 3 4 5	UART Configuration	8 9 10 13 14
	2 3 4 5 6	UART Configuration	8 9 10 13 14 16
	2 3 4 5 6	UART Configuration PS GPIO Configuration FPGA Firmware I/O Configuration Hardware Setup Step-By-Step Guide FPGA Bitstream Generation Step-By-Step Guide SDK Workspace Preparation Step-By-Step Guide FPGA Programming Step-By-Step Guide	8 9 10 13 14 16 18
	2 3 4 5 6 7	UART Configuration PS GPIO Configuration FPGA Firmware I/O Configuration Hardware Setup Step-By-Step Guide FPGA Bitstream Generation Step-By-Step Guide SDK Workspace Preparation Step-By-Step Guide FPGA Programming Step-By-Step Guide Running an Application Step-By-Step Guide	8 9 10 13 14 16 18
	2 3 4 5 6 7 8 9	UART Configuration PS GPIO Configuration FPGA Firmware I/O Configuration Hardware Setup Step-By-Step Guide FPGA Bitstream Generation Step-By-Step Guide SDK Workspace Preparation Step-By-Step Guide FPGA Programming Step-By-Step Guide Running an Application Step-By-Step Guide Computer Network Setup Step-By-Step Guide	8 9 10 13 14 16 18 19 25
	2 3 4 5 6 7 8 9 10	UART Configuration PS GPIO Configuration FPGA Firmware I/O Configuration Hardware Setup Step-By-Step Guide FPGA Bitstream Generation Step-By-Step Guide SDK Workspace Preparation Step-By-Step Guide FPGA Programming Step-By-Step Guide Running an Application Step-By-Step Guide Computer Network Setup Step-By-Step Guide Testing the LwIP Web Server Step-By-Step Guide	8 9 10 13 14 16 18 19 25 26
	2 3 4 5 6 7 8 9 10 11	UART Configuration PS GPIO Configuration FPGA Firmware I/O Configuration Hardware Setup Step-By-Step Guide FPGA Bitstream Generation Step-By-Step Guide SDK Workspace Preparation Step-By-Step Guide FPGA Programming Step-By-Step Guide Running an Application Step-By-Step Guide Computer Network Setup Step-By-Step Guide Testing the LwIP Web Server Step-By-Step Guide Testing the LwIP Telnet Echo Server Step-By-Step Guide	8 9 10 13 14 16 18 19 25 26 28
	2 3 4 5 6 7 8 9 10 11 12	UART Configuration PS GPIO Configuration FPGA Firmware I/O Configuration Hardware Setup Step-By-Step Guide FPGA Bitstream Generation Step-By-Step Guide SDK Workspace Preparation Step-By-Step Guide FPGA Programming Step-By-Step Guide Running an Application Step-By-Step Guide Computer Network Setup Step-By-Step Guide Testing the LwIP Web Server Step-By-Step Guide Testing the LwIP Telnet Echo Server Step-By-Step Guide Running the USB Storage Example Step-By-Step Guide	8 9 10 13 14 16 18 19 25 26 28 30
	2 3 4 5 6 7 8 9 10 11 12	UART Configuration PS GPIO Configuration FPGA Firmware I/O Configuration Hardware Setup Step-By-Step Guide FPGA Bitstream Generation Step-By-Step Guide SDK Workspace Preparation Step-By-Step Guide FPGA Programming Step-By-Step Guide Running an Application Step-By-Step Guide Computer Network Setup Step-By-Step Guide Testing the LwIP Web Server Step-By-Step Guide Testing the LwIP Telnet Echo Server Step-By-Step Guide Running the USB Storage Example Step-By-Step Guide Generating the Image Files for QSPI Flash Boot Mode Step-by-Step Guide	8 9 10 13 14 16 18 19 25 26 28 30 32
	2 3 4 5 6 7 8 9 110 111 113 114	UART Configuration PS GPIO Configuration FPGA Firmware I/O Configuration Hardware Setup Step-By-Step Guide FPGA Bitstream Generation Step-By-Step Guide SDK Workspace Preparation Step-By-Step Guide FPGA Programming Step-By-Step Guide Running an Application Step-By-Step Guide Computer Network Setup Step-By-Step Guide Testing the LwIP Web Server Step-By-Step Guide Testing the LwIP Telnet Echo Server Step-By-Step Guide Running the USB Storage Example Step-By-Step Guide Generating the Image Files for QSPI Flash Boot Mode Step-by-Step Guide Preparing the Hardware for QSPI Flash Boot Mode Step-by-Step Guide	8 9 10 13 14 16 18 19 25 26 28 30 32 34
	2 3 4 5 6 7 8 9 10 11 12 13 14	UART Configuration PS GPIO Configuration FPGA Firmware I/O Configuration Hardware Setup Step-By-Step Guide FPGA Bitstream Generation Step-By-Step Guide SDK Workspace Preparation Step-By-Step Guide FPGA Programming Step-By-Step Guide Running an Application Step-By-Step Guide Computer Network Setup Step-By-Step Guide Testing the LwIP Web Server Step-By-Step Guide Testing the LwIP Telnet Echo Server Step-By-Step Guide Running the USB Storage Example Step-By-Step Guide Running the Hardware for QSPI Flash Boot Mode Step-by-Step Guide Preparing the Hardware for QSPI Flash Boot Mode Step-by-Step Guide	8 9 10 13 14 16 18 19 25 26 28 30 32 34 36
	2 3 4 5 6 7 8 9 11 11 12 13 14 15 16	UART Configuration PS GPIO Configuration FPGA Firmware I/O Configuration Hardware Setup Step-By-Step Guide FPGA Bitstream Generation Step-By-Step Guide SDK Workspace Preparation Step-By-Step Guide FPGA Programming Step-By-Step Guide Running an Application Step-By-Step Guide Computer Network Setup Step-By-Step Guide Testing the LwIP Web Server Step-By-Step Guide Testing the LwIP Telnet Echo Server Step-By-Step Guide Running the USB Storage Example Step-By-Step Guide Running the Hardware for QSPI Flash Boot Mode Step-by-Step Guide Preparing the Hardware for QSPI Flash Boot Mode Step-by-Step Guide Programming the QSPI Flash for QSPI Flash Boot Mode Step-by-Step Guide Booting from the QSPI Flash Step-by-Step Guide	8 9 10 13 14 16 18 19 25 26 28 30 32 34 36 38
	2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17	UART Configuration PS GPIO Configuration FPGA Firmware I/O Configuration Hardware Setup Step-By-Step Guide FPGA Bitstream Generation Step-By-Step Guide SDK Workspace Preparation Step-By-Step Guide FPGA Programming Step-By-Step Guide Running an Application Step-By-Step Guide Computer Network Setup Step-By-Step Guide Testing the LwIP Web Server Step-By-Step Guide Testing the LwIP Telnet Echo Server Step-By-Step Guide Running the USB Storage Example Step-By-Step Guide Running the Image Files for QSPI Flash Boot Mode Step-by-Step Guide Preparing the Hardware for QSPI Flash Boot Mode Step-by-Step Guide Programming the QSPI Flash for QSPI Flash Boot Mode Step-by-Step Guide Programming the QSPI Flash Step-by-Step Guide Preparing the Hardware for SD Card Boot Mode Step-by-Step Guide	8 9 10 13 14 16 18 19 25 26 28 30 32 34 36 38 38
	2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18	UART Configuration PS GPIO Configuration FPGA Firmware I/O Configuration Hardware Setup Step-By-Step Guide FPGA Bitstream Generation Step-By-Step Guide SDK Workspace Preparation Step-By-Step Guide FPGA Programming Step-By-Step Guide Running an Application Step-By-Step Guide Computer Network Setup Step-By-Step Guide Testing the LwIP Web Server Step-By-Step Guide Testing the LwIP Telnet Echo Server Step-By-Step Guide Running the USB Storage Example Step-By-Step Guide Running the Hardware for QSPI Flash Boot Mode Step-by-Step Guide Preparing the Hardware for QSPI Flash Boot Mode Step-by-Step Guide Programming the QSPI Flash Step-by-Step Guide Preparing the Hardware for SD Card Boot Mode Step-by-Step Guide Preparing the Hardware for SD Card Boot Mode Step-by-Step Guide	8 9 10 13 14 16 18 19 25 26 28 30 32 34 36 38 38 38 39
	2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17	UART Configuration PS GPIO Configuration FPGA Firmware I/O Configuration Hardware Setup Step-By-Step Guide FPGA Bitstream Generation Step-By-Step Guide SDK Workspace Preparation Step-By-Step Guide FPGA Programming Step-By-Step Guide Running an Application Step-By-Step Guide Computer Network Setup Step-By-Step Guide Testing the LwIP Web Server Step-By-Step Guide Testing the LwIP Telnet Echo Server Step-By-Step Guide Running the USB Storage Example Step-By-Step Guide Running the Image Files for QSPI Flash Boot Mode Step-by-Step Guide Preparing the Hardware for QSPI Flash Boot Mode Step-by-Step Guide Programming the QSPI Flash for QSPI Flash Boot Mode Step-by-Step Guide Programming the QSPI Flash Step-by-Step Guide Preparing the Hardware for SD Card Boot Mode Step-by-Step Guide	8 9 10 13 14 16 18 19 25 26 28 30 32 34 36 38 38 38 39

#### References

- [1] Zynq-7000 All Programmable SoC Embedded Design Tutorial, UG1165, Xilinx, 2015
- [2] Vivado Design Suite User Guide, Embedded Processor Hardware Design, UG898, Xilinx, 2016
   [3] Vivado Design Suite Tutorial, Embedded Processor Hardware Design, UG940, Xilinx, 2016
   [4] Xilinx XAPP1026, LightWeight IP Application Examples, Xilinx, 2014

- [5] Mercury ZX1 SoC Module User Manual
- → Ask Enclustra for details

- [6] Mercury+ PE1 Base Board User Manual
- → Ask Enclustra for details
   [7] Enclustra Module Configuration Tool (MCT)
- → Ask Enclustra for details
   [8] Enclustra Modules Heat Sink Application Note
   → Ask Enclustra for details