```
-- Company:
                  UTCN
-- Engineer:
-- Create Date: 15:57:46 04/11/2015
-- Design Name: proc_RISC
-- Module Name: proc_RISC - Behavioral
-- Project Name: proc RISC
-- Target Devices:
-- Tool versions: Vivado 2016.4
-- Description: Modul principal al procesorului RISC
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity proc RISC is
   Generic (DIM MI : INTEGER := 256;
                                              -- dimensiunea
memoriei de instructiuni (cuvinte)
            DIM MD: INTEGER := 256);
                                              -- dimensiunea
memoriei de date (cuvinte)
   Port ( Clk
                   : in STD LOGIC;
                : in STD LOGIC;
          Rst
          AdrInstr: out STD LOGIC VECTOR (31 downto 0);
          instr : out STD LOGIC VECTOR (31 downto 0);
                  : out STD LOGIC VECTOR (31 downto 0);
          Data
                  : out STD LOGIC VECTOR (31 downto 0);
          RA
          RB : out STD LOGIC VECTOR (31 downto 0);
                   : out STD LOGIC VECTOR (31 downto 0);
          F
          ZF
              : out STD LOGIC;
          CF
                   : out STD LOGIC);
end proc RISC;
```

```
-- Semnale pentru interconectarea modulelor
   signal sMUXA
                        : STD LOGIC VECTOR (31 downto 0) :=
(others => '0');
   signal sMUXB
                        : STD LOGIC VECTOR (31 downto 0) :=
(others => '0');
   signal sMUXC
                        : STD LOGIC VECTOR (31 downto 0) :=
(others => '0');
                        : STD_LOGIC_VECTOR (31 downto 0) :=
   signal sMUXD
(others => '0');
                        : STD LOGIC VECTOR (31 downto 0) :=
   signal sPC
(others => '0');
                        : STD_LOGIC_VECTOR (31 downto 0) :=
   signal PCplus
(others => '0');
   signal sMI
                        : STD LOGIC VECTOR (31 downto 0) :=
(others => '0');
   signal sPCIF
                        : STD LOGIC VECTOR (31 downto 0) :=
(others => '0');
                        : STD LOGIC VECTOR (31 downto 0) :=
   signal sPCID
(others => '0');
                        : STD_LOGIC_VECTOR (31 downto 0) :=
   signal sPCEX
(others => '0');
                        : STD LOGIC VECTOR (31 downto 0) :=
   signal sRCONST
(others => '0');
                        : STD LOGIC VECTOR (31 downto 0) :=
   signal sRDoutA
(others => '0');
   signal sRDoutB
                        : STD LOGIC VECTOR (31 downto 0) :=
(others => '0');
   signal AdrSalt
                        : STD LOGIC VECTOR (31 downto 0) :=
(others => '0');
   signal sUAL
                        : STD LOGIC VECTOR (31 downto 0) :=
(others => '0');
   signal sMD
                        : STD LOGIC VECTOR (31 downto 0) :=
(others => '0');
                        : STD_LOGIC_VECTOR (31 downto 0) :=
   signal sFEX
(others => '0');
                        : STD LOGIC VECTOR (31 downto 0) :=
   signal sMDEX
(others => '0');
```

```
: STD LOGIC VECTOR (1 downto 0) :=
   signal sCCEX
(others => '0');
   signal sSGTE
                       : STD LOGIC VECTOR (31 downto 0) :=
(others => '0');
                       : STD LOGIC VECTOR (31 downto 0) :=
   signal sSLT
(others => '0');
                      : STD LOGIC := '0';
   signal NxorV
   signal NxnorV : STD_LOGIC := '0';
                       : STD LOGIC := '0';
   signal V
   signal C
                       : STD LOGIC := '0';
                       : STD LOGIC := '0';
   signal N
   signal Z
                       : STD LOGIC := '0';
   signal REXin, REXout: STD LOGIC VECTOR(6 downto 0) :=
"0000000";
   signal CCEXin , ssalt : STD LOGIC VECTOR(1 downto 0) :=
"00";
   signal CCEXout, ridout3 : STD LOGIC VECTOR(1 downto 0) :=
"00";
   signal ridIN, ridOUT: std logic vector(21 downto 0) := (others
=> '0');
   signal sri, im ex : std logic vector(31 downto 0);
   signal EnInstr, csalt, ridout1, q: std logic := '0';
   signal ridout2: std logic vector(3 downto 0) := "0000";
   signal im: std_logic_vector(15 downto 0):= (others => '0');
-- Semnale de comanda
                 : STD LOGIC := '0';
   signal RegWr
   signal MemWr : STD_LOGIC := '0';
                       : STD LOGIC VECTOR (3 downto 0) := (others
   signal OpUAL
=> '0');
   signal Sh
                       : STD LOGIC VECTOR (4 downto 0) := (others
=> '0');
   signal MxA
                       : STD LOGIC := '0';
                       : STD LOGIC := '0';
   signal MxB
                       : STD LOGIC VECTOR (1 downto 0) := (others
   signal MxC
=> '0');
```

signal MxD

=> '0');

: STD LOGIC VECTOR (1 downto 0) := (others

```
=> '0');
                      : STD LOGIC VECTOR (3 downto 0) := (others
  signal AdrSB
=> '0');
  signal AdrD : STD LOGIC VECTOR (3 downto 0) := (others
=> '0');
-- Semnale pentru eliminarea hazardului de control prin predictia
salturilor
   signal sMI hazard : STD LOGIC VECTOR (31 downto 0) :=
(others => '0');
begin
         entity WORK.mem instr port map (Clk => Clk, Rst
   MI:
=> Rst, Adr => sPC (7 downto 0), Data => sMI);
   R:
              entity WORK.set reg port map (Clk => Clk, Rst
=> Rst, WE => RegWr, AdrA => AdrSA, AdrB => AdrSB,
                                                 AdrD => AdrD
Din => sMUXD, DoutA => sRDoutA, DoutB => sRDoutB);
   UAL:
               entity WORK.unit aritm port map (X => sMUXA, Y =>
SMUXB, Sel => Opual, Sh => Sh, F => SUAL, V => V, C => C, N => N,
Z => Z);
              entity WORK.mem date port map (Clk => Clk, Rst
   MD:
=> Rst, WE => MemWr, Adr => sMUXA (7 downto 0), Din => sMUXB, Dout
=> sMD);
   NxorV <= N xor V;
   NxnorV <= not NxorV;</pre>
   SSLT <= x"0000 000" & b"000" & sCCEX(0);
   sSGTE <= x"0000 000" & b"000" & sCCEX(1);
               PCplus <= sPC + 1;
   INCPC:
   ADDPC:
               AdrSalt <= sPCID + sMUXB;
   MUXA:
               sMUXA <= sRDoutA when MxA = '0' else sPCID;
               sMUXB <= sRDoutB when MxB = '0' else sRCONST;</pre>
   MUXB:
   MUXC: with MxC select
                   sMUXC <= PCplus when "00", AdrSalt when "01",
sMUXA when "10", sPCEX when others;
   MUXD: with MxD select
                   sMUXD <= sFEX when "00", sMDEX when "01",
```

signal AdrSA : STD LOGIC VECTOR (3 downto 0) := (others

```
-- Conectarea semnalelor la porturile de iesire
    AdrInstr <= sPCIF;
    Instr <= sMI hazard;</pre>
    Data <= sMD;</pre>
    RA
            <= sMUXA;
    RB
             <= sMUXB;
              <= sUAL;
    F
    ZF
             <= Z;
             <= C;
    \mathsf{CF}
    CCEXin(1) \le not(N or V);
    CCEXin(0) \le N \text{ or } V;
    EnInstr \leq not (MxC(1) or MxC(0));
    RIDin <= (EnInstr and RegWr) & AdrD & MxD & (EnInstr and
SSalt(1)) & (EnInstr and SSalt(0)) & CSalt & (EnInstr and MemWr) &
Opual & MxA & MxB & Sh;
    REXin <= RIDout1 & RIDout2 & RIDout3;
    RIDout1 <= RIDout(21);</pre>
    RIDout2 <= RIDout(20 downto 17);
    RIDout3 <= RIDout (16 downto 15);
    SSalt <= RIDout(14 downto 13);
    CSalt <= RIDout(12);</pre>
    MemWr <= RIDout(11);</pre>
    OpUAL <= RIDout(10 downto 7);
    IM \le sRI(15 \text{ downto } 0);
    MxA <= RIDout(6);
    MxB \le RIDout(5);
    Sh <= RIDout(4 downto 0);
    RegWr <= REXout(6);</pre>
    AdrD <= REXout (5 downto 2);
    MxD \le REXout (1 downto 0);
-- PORT MAP FDN
PCIF: entity WORK.FDN generic map (n => 32)
```

port map (Clk  $\Rightarrow$  Clk, D  $\Rightarrow$  sPC, CE  $\Rightarrow$  '1', Rst  $\Rightarrow$  Rst, Q  $\Rightarrow$ 

sSGTE when "10", sSLT when others;

sPCIF);

```
PCID: entity WORK.FDN generic map (n => 32)
     port map (Clk => Clk, D => sPCIF, CE => '1', Rst => Rst, Q
=> sPCID);
PCEX: entity WORK.FDN generic map (n => 32)
     port map (Clk => Clk, D => sPCID, CE => '1', Rst => Rst, Q
=> sPCEX);
REX: entity WORK.FDN generic map (n => 7)
    port map (Clk => Clk, D => REXin, CE => '1', Rst => Rst, Q =>
REXout);
CCEX: entity WORK.FDN generic map (n => 2)
     port map (Clk => Clk, D => CCEXin, CE => '1', Rst => Rst, Q
=> sCCEX);
     entity WORK.FDN generic map (n => 32)
FEX:
     port map(Clk => Clk, D => sUAL, CE => '1', Rst => Rst, Q =>
sFEX);
MDEX: entity WORK.FDN generic map (n => 32)
     port map(Clk => Clk, D => sMD, CE => '1', Rst => Rst, Q =>
sMDEX);
RCONST: entity WORK.FDN generic map (n => 32)
       port map (Clk => Clk, D => IM EX, CE => '1', Rst => '1', Q
=> sRCONST);
RI: entity WORK.FDN
   generic map (n => 32) port map(Clk => Clk, D => sMI hazard, CE
=> '1', Rst => Rst, Q => sRI);
RID: entity WORK.FDN generic map (n => 22)
    port map(Clk => Clk, D => RIDin, CE => '1', Rst => Rst, Q =>
RIDout);
BISTdq: process(Clk)
      begin
           if rising edge(Clk) then
               if Rst = '1' then
                   0 <= '1';
               else
                   Q <= EnInstr;</pre>
           end if;
           end if;
       end process;
       gen: for i in 0 to 31 generate
```

```
sMI_hazard(i) <= Q and EnInstr and sMI(i);
end generate gen;
end Behavioral;</pre>
```