```
-- Company:
-- Engineer:
-- Create Date: 12/15/2020 04:54:50 PM
-- Design Name:
-- Module Name: DCDI - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity DCDI is
 Port (DataIN: in std logic vector(31 downto 0);
        RegWr: out std logic;
        AdrD: out std logic vector(3 downto 0);
        MxD: out std logic vector(1 downto 0);
        SSalt: out std_logic_vector(1 downto 0);
        CSalt: out std logic;
        MemWr: out std logic;
        OpUAL: out std logic vector(3 downto 0);
        MxA: OUT STD_LOGIC;
        MxB: out std logic;
        AdrSA: out std logic_vector(3 downto 0);
```

```
AdrSB: out std logic vector(3 downto 0);
       SelC: out std logic
        );
end DCDI;
architecture Behavioral of DCDI is
signal vectorCMD: std logic vector(9 downto 0);
signal CODOP: std logic vector(7 downto 0);
begin
CODOP \le DataIN(31 downto 24);
AdrSA <= DataIN(19 downto 16);
AdrSB <= DataIN(15 downto 12);
AdrD <= DataIN(23 downto 20);</pre>
OpUAL <= DataIN(28 downto 25);
codopProc: process(CODOP)
begin
   case CODOP is
       when b"0000 0000" => vectorCMD <= b"00 0000 0000"; --NOP
       when b"0100 0000" => vectorCMD <= b"10 0000 0000"; --MOVA
        when b"0000 0010" => vectorCMD <= b"10 0000 0000"; --ADD
       when b"0000 0101" => vectorCMD <= b"10 0000 0000"; --SUB
       when b"0000_1000" => vectorCMD <= b"10 0000 0000"; --AND
       when b"0000 1001" => vectorCMD <= b"10 0000 0000"; --OR
       when b"0000 1010" => vectorCMD <= b"10 0000 0000"; --XOR
       when b"0000 1011" => vectorCMD <= b"10 0000 0000"; --NOT
       when b"0000 1101" => vectorCMD <= b"10 0000 0000"; --SHR
       when b"0000 1110" => vectorCMD <= b"10 0000 0000";
                                                            --SHL
        when b"0010 0010" => vectorCMD <= b"10 0000 0011"; --ADDI
       when b"0010 0101" => vectorCMD <= b"10 0000 0011"; --SUBI
       when b"0010 1000" => vectorCMD <= b"10 0000 0010"; --ANDI
       when b"0010 1001" => vectorCMD <= b"10 0000 0010"; --ORI
        when b"0010 1010" => vectorCMD <= b"10 0000 0010"; --XORI
       when b"0110 0000" => vectorCMD <= b"00 0010 0011"; --BZ
        when b"0101 0000" => vectorCMD <= b"00 0011 0011"; --BNZ
        when b"0110 1001" => vectorCMD <= b"00 0111 0000"; --HALT
   end case;
end process;
```

 $RegWr \le vectorCmd(9);$

```
MxD <= vectorCmd(8 downto 7);
SSalt <= vectorCmd(6 downto 5);
CSalt <= vectorCmd(4);
MemWr <= vectorCmd(3);
MxA <= vectorCmd(2);
MxB <= vectorCmd(1);
SelC <= vectorCmd(0);</pre>
```