

## Phase 2: Synaptic Processing & Neuron Updates

Goal: Read synapses, accumulate weights, update neurons

- pointer\_fifo\_controller: Round-robin read from 16 FIFOs
- hbm\_processor: Pop pointer → read synapses from Region 3
- hbm\_processor: Parse synapses → forward to IEP
- internal\_events\_processor: Accumulate weights into neurons
- internal\_events\_processor: Apply neuron model (leak, etc.)
- internal\_events\_processor: Threshold check → spike?
- internal\_events\_processor: Write updated state to URAM
- Spikes → spike\_fifo\_controller → command\_interpreter

Output: Updated neuron states in URAM, new spikes generated

If neurons spiked: Loop back to Phase 1b  
If no more spikes: Timestep complete

## Spike Output

1) spike\_fifo\_controller round-robin muxes spikes from individual spk#FIFOs to spk2ci FIFO

2) command\_interpreter takes spikes from spk2ci FIFO and batches spikes into 512-bit packets; places them into tx FIFO

• Example packet format:

- [511:480] = 0xEEEEEEEE (spike output opcode)
- [479:463] = spike\_0 (17-bit neuron ID)
- [462:446] = spike\_1 (17-bit neuron ID)
- ...
- [#:0] = padding (unused for < 14 spikes)

3) pcie2fifo takes tx FIFO packets and pushes them through PCIe to Host

