{"payload":{"header_redesign_enabled":false,"results":[{"id":"31139754","archived":false,"color":"#b2b7f8","followers":129,"has_funding_file":false,"hl_name":"diaoenmao/FPGA-CNN","hl_trunc_description":"FPGA implementation of Cellular Neural Network (CNN)","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":31139754,"name":"FPGA-CNN","owner_id":6510674,"owner_login":"diaoenmao","updated_at":"2018-03-30T22:54:26.871Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":113,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Adiaoenmao%252FFPGA-CNN%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/diaoenmao/FPGA-CNN/star":{"post":"5NOr6R6QPvnxy5gMACsjKLi9RLRyBs4YoQs5t-6mo7fbSiZZgmCxTnzNuvSbuVFxKV5ZP4nnEVWZD8DSlpV4QQ"},"/diaoenmao/FPGA-CNN/unstar":{"post":"CT4iUoERwPclTBRCtqb0KCUdEG_MDuvlL0ZqNDDDp4xkFe5GXpDRZL1x8MERjJYf-Dtk1OUmkpRBiBSGrFFD4w"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"_62_hNPRWAsJHUzQq8LROK_PkSc-uIm6glhF8IiObtGwGCcNdpOMOyU-Aab-5l5ZD5XdzqEV2-0Zhkz3gzZ2EA"}}},"title":"Repository search results"}