

# Computer Systems Design Lesson 1 General terms of computer systems design. Von Neumann architecture

Alexander Antonov, Assoc. Prof., ITMO University

#### Course outline

<u>Goal of the course</u>: learn basic and advanced construction principles of optimized computer systems, including HW, SW, and their interplay

#### **Key focus:**

- Basic approaches to optimized computer systems design
- Generic data flow, control flow, communication, and memory optimizations
- Common principles and differences in HW and SW design
- von Neumann (vN) and non-vN architectures: advantages and trade-offs
- Classic computer architecture levels: separation of concerns and interplay
- Relevant CPU architecture (RISC-V), HW microarchitecture, bare-metal C/ASM programming

#### Course structure

- Theoretical part (lectures + 4x intermediate tests):
  - Section 1. Structure and types of computer architecture
    - Lecture 1. Basic terms. Von Neumann architecture
    - Lecture 2. Non-vN architectures. DSA and SoCs. SW vs. HW design
    - · Lecture 3. Abstraction levels of programmable computer systems. Hardware and software implementations
    - Lecture 4. Instruction set architectures.
  - Section 2. Processor architecture. Low-level software development
    - Lecture 5. Software toolchain structure
    - Lecture 6. Basics of C programming
    - Lecture 7. Basics of ASM programming (RISC-V ISA)
    - Lecture 8. Operating systems. Memory virtualization
  - Section 3. Processor microarchitecture: optimization of control and data flows
    - Lecture 9. Basic microarchitectural templates. Multi-cycle and pipelined processors
    - Lecture 10. Data flow optimization
    - Lecture 11. Control flow optimization
    - Lecture 12. Dynamic branch prediction. Open-source OoO CPU cores.
  - Section 4. Processor microarchitecture: optimization of communications and memory
    - Lecture 13. Basic memory optimizations
    - Lecture 14. Caching
    - Lecture 15. Basic communications optimization. Shared memory integration. Cache coherence
    - Lecture 16. Bus architectures. Networks-on-chip. Open-source NoCs
- Practical part: 4 labs (optional, to increase score)
- Final Test

#### Recommended literature

- S. Harris, D. Harris. Digital Design and Computer Architecture, RISC-V Edition.
   2021.
- J.L. Hennessy, D.A. Patterson Computer Architecture. A Quantitative Approach. 6<sup>th</sup> Ed. Morgan Kaufmann. 2019.
- Shen, J.P. & Lipasti, M.H. Modern processor design: fundamentals of superscalar processors. Waveland Press. 2013.
- B.W. Kernighan, D.M. Ritchie. C Programming Language, 2nd Edition. 1988.
- RISC-V technical specifications. URL: <a href="https://riscv.org/technical/specifications/">https://riscv.org/technical/specifications/</a>

#### Lecturer information

#### Alexander A. Antonov

- PhD in Informatics and Computer Technologies
- Associate Professor at ITMO University mail to <u>antonov@itmo.ru</u>
- Principal FPGA Design Engineer at Huawei








General types of computer architectures

#### Computers as simulation machines



Unique feature of computers: computer system run is a <u>simulation</u> of some real-life process (usually – of different nature)

#### Digital electronics for computations

#### Virtues of digital electronics:

- "cheap" logic abstraction from electronic implementation
- scalability, straightforward assembling of complex systems from simple components


Foundation: Claude Shannon's digital circuit design theory\*

Simulated Boolean algebra with electrical circuits

Enabled "move" from analog electronics to digital

Table I. Analogue Between the Calculus of Propositions and the Symbolic Relay Analysis

Symbol	Interpretation in Relay Circuits	Interpretation in the Calculus of Propositions
X	The circuit X	The proposition X
0	The circuit is closed	The proposition is false
1	The circuit is open	The proposition is true
X + Y	The series connection of circuits $X$ and $Y$	The proposition which is true if either <i>X</i> or <i>Y</i> is true
XY	The parallel connection of circuits $X$ and $Y$	The proposition which is true if both X and Y are true
X'	The circuit which is open when X is closed and closed when X is open	The contradictory of proposition X
=	The circuits open and close simultaneously	Each proposition implies the other



Claude Shannon 1916-2001

#### Transistor: functional contribution

Invented by W. Shockley, J. Bardeen and W. Brattain (Bell Labs, 1947)


Replaced vacuum tubes (smaller, cheaper, more reliable and efficient)


MOSFETs: invented by M. Atalla and D. Kahng (Bell Labs, 1959)

Functional feature: nonlinear input-to-output function

allows to build "interesting" logic

Example: inverter










#### Alternative physical basis: mechanical


Example: Analytical Engine (Charles Babbage, proposed in 1837)


Programmable general-purpose computer

Implemented arithmetic, branches, I/O

*First program* written by Ada Lovelace (1843)








#### Alternative physical basis: optical

Very fast (speed of light)

Widely used in communications. *Interest: optical processing* 

#### Basic components:

- Laser: directed light generator (input)
- Waveguide: connectivity
- Detector: output receiver
- Phase shifter: signal change (adjustable)
- Beam splitter: recombines beams of light (adjustable)




"Control capability":

beams in the same phase amplify each other, in opposite phase – suppress




#### Alternative physical basis: chemical

- Chemical process is going according to chemical reactions
- Data can be modeled e.g. as concentration of chemicals
- *Reactions* model computations
- Promising: processing and memory are integrated, avoiding von Neumann bottleneck
- Issues: imprecise control, statistical nature



Setup



Read-out

Parrilla-Gutierrez, et al. A programmable chemical computer with memory and pattern recognition. Nat. Commun. 11, 1442 (2020).

# ітмо


#### Alternative physical basis: quantum

#### Mixed discrete/analog architecture:

- works with qubits discrete elements with "quantum" behavior
- each qubit has continuous ("analog")
   probability of being in 0 or 1 state
   ("superposition")

Example of quantum gate: Controlled NOT (CNOT)

Performs inversion of target's state probability



inį	out	οι	ıtput
Χ	У	ΧУ	/+x
0}	0}	0}	0}
0}	1>	0}	1)
1)	0}	1>	1)
11)	11\	11)	10)



Google conducts largest chemical simulation on a quantum computer to date. URL: https://phys.org/news/2020-08-google-largest-chemical-simulation-quantum.html (Aug 28, 2020)

#### Programmability

Designing unique computer for every single "model" is *impractical* economical and complexity reasons

Programmability: re-targeting device to multiple "models" various software running on fixed hardware



#### **ITMO**

#### Classes of HW/SW interfaces


- non-programmable («hardwired»)
- programmable instruction flow(s)
   writing "recipes" for computations execution
   General-Purpose and Application-Specific Instruction Processors (GPP/ASIP)
   CISC, RISC, VLIW, ...: x86, ARM, MIPS, POWER, RISC-V, ...
- programmable data flows
   coordinating flows of data between processing elements
   systolic arrays, dataflow architectures
- microprogrammable, reconfigurable
   low-level software management of computations
   anti-machine, NISC, TTA, FPGA, CGRA
- indirectly programmable
   generalization (training/learning/adapting to) of given examples ("datasets")
   neural networks



#### «Hardwired» structures

Base model: FSMD (FSM+datapath)

The structure defines execution scheduling on clock cycles (control steps, c-steps)



Almost all hardware structures can be represented as this (on lowest abstraction level) "Higher-level" architecture is interpretation of structure's operation

# **ITMO**

#### Architectures with programmable instruction flows



#### Turing completeness (1936)


Turing machine - theoretical model of a computer, consisting of

- infinitely extensible tape filled with symbols
- set of finite states
- reader reading one symbol each time
- writer replacing the read symbol on a tape (depending on state)

#### Proved:

Given certain (primitive) behaviour of machine **any mathematical function** can be mapped (computed) on the machine (result written on tape)


If a machine can imitate Turing machine (**Turing complete**), it can compute all imaginable algorithms



All further improvements – optimization for <u>efficiency</u> (and convenience)
Limitation: finite memory (not critical)

# Architecture with programmable instruction flow: Princeton (von Neumann) and Harvard

Key contribution: <u>decoupling computed algorithm from HW structure</u>
Added *Instruction Set Architecture (ISA)* defining specific computations
Processor works as *hardware interpreter* of programs stored in memory
Proposed in 1945 (EDVAC project)\*





John von Neumann 1903-1957

<sup>\*</sup> John von Neumann. First Draft of a Report on the EDVAC. 1945

#### ITMO

#### Example of vN CPU architecture: MIPS

Executes **sequential thread** of instructions controlled by program counter (instruction pointer)

#### Typical instructions types:

- arithmetic/logic
- memory load/stores
- branch control

#### MIPS32® Instruction Set Quick Reference

 Source operand registers
 Return address register (R31) - PROGRAM COUNTER

- 64-BIT ACCUMULATOR

- SIGNED OPERAND OR SIGN EXTENSION Unsigned operand or zero extension

 CONCATENATION OF BIT FIELDS - ASSEMBLER PSELIDO-INSTRUCTION

PLEASE REFER TO "MIPS 32 ARCHITECTURE FOR PROGRAMMERS VOLUME II.

THE MIPS 32 INSTRUCTION SET" FOR COMPLETE INSTRUCTION SET INFORMATION

ARITHMETIC OPERATIONS			
ADD	RD, Rs, RT	RD = Rs + Rt (OVERFLOW TRAP)	
ADDI	RD, Rs, const16	$R_D = R_S + const16^{\pm}$ (overflow trap)	
ADDIU	RD, Rs, const16	RD = Rs + const16 <sup>±</sup>	
ADDU	RD, Rs, RT	$R_D = R_S + R_T$	
CLO	RD, Rs	RD = COUNTLEADINGONES(Rs)	
CLZ	RD, Rs	RD = COUNTLEADINGZEROS(Rs)	
LA	RD, LABEL	RD = Address(label)	
LI	RD, BM32	$R_D = mm32$	
LUI	RD, CONST16	RD = CONST16 << 16	
MOVE	RD, Rs	R <sub>D</sub> = R <sub>S</sub>	
NEGU	RD, Rs	$R_D = -R_S$	
SEB <sup>R2</sup>	RD, Rs	$R_D = R_{S_{7:0}}^{\pm}$	
SEH <sup>R2</sup>	RD, Rs	$R_D = R_{S_{150}}^{\pm}$	
SUB	RD, Rs, RT	RD = Rs - RT (OVERFLOW TRAP)	
SUBU	RD, Rs, RT	RD = Rs - RT	

SHIFT AND ROTATE OPERATIONS		
ROTR <sup>R2</sup>	RD, Rs, BITS5	$R_D = Rs_{BITSS-1:0} :: Rs_{31:BITSS}$
ROTRV <sup>r</sup>	2 Rd, Rs, Rt	$R_D = R_{S_{RT40-10}} :: R_{S_{31RT40}}$
SLL	Rd, Rs, shift5	$R_D = R_S \ll shift 5$
SLLV	RD, Rs, Rt	$R_D = R_S << R_{T_{40}}$
SRA	Rd, Rs, shift5	$R_D = R_S^{\pm} >> shift 5$
SRAV	RD, Rs, Rt	$R_D = R_S^{\pm} >> R_{T_{4:0}}$
SRL	RD, Rs, SHIFT5	$R_D = R_S^{\varnothing} >> shift5$
SRLV	RD, Rs, RT	$R_D = R_S^{\varnothing} >> R_{T_{40}}$

Copyright © 2008 MIPS Technologies, Inc. All rights reserved.

	LOGICAL AND BIT-FIELD OPERATIONS		
AND	RD, Rs, RT	$R_D = R_S \& R_T$	
ANDI	RD, Rs, const16	RD = Rs & CONST16®	
EXT <sup>R2</sup>	RD, Rs, P, S	$R_S = R_{Sp+s-1p}^{\mathcal{O}}$	
INS <sup>R2</sup>	RD, Rs, P, S	$R_{D_{p+s-1}p} = R_{S_{s-1}0}$	
NOP		No-op	
NOR	RD, Rs, RT	$R_D = \sim (R_S \mid R_T)$	
NOT	RD, Rs	$R_D = \sim R_S$	
OR	RD, Rs, RT	RD = Rs   RT	
ORI	RD, Rs, const16	RD = Rs   const16 <sup>®</sup>	
WSBH <sup>R2</sup>	RD, Rs	RD = RS <sub>23:16</sub> :: RS <sub>31:24</sub> :: RS <sub>7:0</sub> :: RS <sub>15:8</sub>	
XOR	RD, Rs, RT	RD = Rs ⊕ RT	
XORI	RD, Rs, const16	RD = Rs ⊕ const16 <sup>®</sup>	

(	CONDITION TESTING AS	ND CONDITIONAL MOVE OPERATIONS
MOVN	RD, Rs, RT	IF $RT \neq 0$ , $RD = RS$
MOVZ	RD, Rs, RT	IF RT = 0, RD = Rs
SLT	RD, Rs, RT	$R_D = (Rs^4 \le RT^4) ? 1 : 0$
SLTI	RD, Rs, const16	$R_D = (Rs^4 \le const16^4) ? 1 : 0$
SLTIU	RD, Rs, const16	$R_D = (Rs^{\varnothing} < const16^{\varnothing}) ? 1 : 0$
SLTU	RD, Rs, RT	$RD = (Rs^{\varnothing} < Rt^{\varnothing}) ? 1 : 0$

MULTIPLY AND DIVIDE OPERATIONS		
DIV	Rs, Rt	$Lo = Rs^{\alpha} / RT^{\alpha}; Hi = Rs^{\alpha} \mod RT^{\alpha}$
DIVU	Rs, Rt	$Lo = Rs^{\varnothing} / Rt^{\varnothing}$ ; $Hi = Rs^{\varnothing} \mod Rt^{\varnothing}$
MADD	Rs, Rt	$Acc += Rs^{\pm} \times RT^{\pm}$
MADDU	Rs, Rt	$Acc += Rs^{\varnothing} \times Rt^{\varnothing}$
MSUB	Rs, Rt	Acc == Rs <sup>±</sup> × RT <sup>±</sup>
MSUBU	Rs, Rt	$Acc = Rs^{\varnothing} \times Rt^{\varnothing}$
MUL	RD, Rs, RT	$R_D = Rs^{\pm} \times RT^{\pm}$
MULT	Rs, Rt	$Acc = Rs^{a} \times Rt^{a}$
MULTU	Rs, Rt	$Acc = Rs^{\varnothing} \times Rt^{\varnothing}$

ACCUMULATOR ACCESS OPERATIONS		
MFHI	RD	$R_D = H_I$
MFLO	RD	RD = Lo
MTHI	Rs	HI = Rs
MTLO	Rs	Lo = Rs

	JUMPS AND BRANCHES (NOTE: ONE DELAY SLOT)		
B	OFF18	PC += off18 <sup>±</sup>	
BAL	OFF18	RA = PC + 8, PC += off18*	
BEQ	Rs, Rt, off18	IF Rs = Rt, PC += off18*	
BEQZ	Rs, off18	IF Rs = 0, PC += off18*	
BGEZ	Rs, off18	IF Rs $\geq$ 0, PC += off18 <sup>±</sup>	
BGEZAL	Rs, off18	$R_A = PC + 8$ ; if $R_S \ge 0$ , $PC += off18^{\pm}$	
BGTZ	Rs, off18	IF Rs > 0, PC += off18*	
BLEZ	Rs, off18	IF Rs ≤ 0, PC += off18 <sup>±</sup>	
BLTZ	Rs, off18	IF Rs < 0, PC += off18*	
BLTZAL	Rs, off18	RA = PC + 8; IF Rs < 0, PC += off18*	
BNE	Rs, Rt, off18	IF Rs ≠ Rt, PC += off18 <sup>±</sup>	
BNEZ	Rs, off18	IF Rs $\neq$ 0, PC += off18 $^{\pm}$	
J	ADDR28	PC = PC <sub>31.28</sub> :: ADDR28 <sup>®</sup>	
JAL	ADDR28	RA = PC + 8; PC = PC <sub>31:28</sub> :: ADDR28 <sup>®</sup>	
JALR	RD, Rs	$R_D = PC + 8$ ; $PC = Rs$	
JR	Rs	PC = Rs	

	LOAD AND STORE OPERATIONS		
LB	RD, off16(Rs)	$RD = MEM8(Rs + OFF16^4)^4$	
LBU	RD, off16(Rs)	$RD = MEM8(Rs + off16^{\pm})^{60}$	
LH	RD, off16(Rs)	$RD = MEM16(Rs + off16^{\pm})^{\pm}$	
LHU	RD, off16(Rs)	$RD = MEM16(Rs + off16^{\pm})^{\varnothing}$	
LW	RD, off16(Rs)	$R_D = MEM32(R_S + off16^{\pm})$	
LWL	RD, off16(Rs)	RD = LOADWORDLEFT(Rs + off16 <sup>±</sup> )	
LWR	RD, off16(Rs)	RD = LOADWORDRIGHT(Rs + off16°)	
SB	Rs, off16(Rt)	$MEM8(RT + off16^{\circ}) = Rs_{70}$	
SH	Rs, off16(Rt)	$MEM16(RT + OFF16^{\pm}) = RS_{150}$	
sw	Rs, off16(Rt)	$MEM32(RT + OFF16^{\pm}) = Rs$	
SWL	Rs, off16(Rt)	STOREWORDLEFT(RT + OFF16*, Rs)	
SWR	Rs, off16(Rt)	STOREWORDRIGHT(RT + OFF16*, Rs)	
ULW	RD, off16(Rs)	RD = UNALIGNED_MEM32(Rs + off16*)	
USW	Rs, off16(Rt)	UNALIGNED_MEM32(RT + off16) = Rs	

ATOMIC READ-MODIFY-WRITE OPERATIONS		
LL	RD, off16(Rs)	$RD = MEM32(Rs + OFF16^{\circ}); LINK$
SC	RD, off16(Rs)	If Atomic, mem32(Rs + off16 $^{\circ}$ ) = Rd; Rd = Atomic ? 1 : 0

MD00565 Revision 01.01

#### Architecture/microarchitecture decoupling







Model 30

Model 50

Model 65

 Term "architecture" for CPUs is commonly used to define programmer's view

instruction encoding, registers, modes, ...

#### Introduction

The design philosophies of the new general-purpose machine organization for the IBM System/360 are discussed in this paper.† In addition to showing the architecture\* of the new family of data processing systems, we point out the various engineering problems encountered in attempts to make the system design compatible, at the program bit level, for large and small models. The compatibility was to extend not only to models of any size but also to their various applications—scientific, commercial, real-time, and so on.

♦The term architecture is used here to describe the attributes of a system as seen by the programmer, i.e., the conceptual structure and functional behavior, as distinct from the organization of the data flow and controls, the logical design, and the physical implementation.

programming, and application of the IBM System/360 will appear in a series of articles in the IBM Systems Journal.

The the new technoloefficient The reproblem sions materials.

#### Design

The nev signs th of the c improve develop

- "Microarchitecture" defines hardware internals
- First well-known explicit decoupling: **IBM System/360** (1965-1978)
- Offered multiple models with binary compatibility

From low-end to high-end: *Models 30, 40, 50, 60, 62, 70* 


G.M. Amdahl, G.A. Blaauw, F.P. Brooks, Architecture of the IBM System/360, IBM Journal of Research and Development, Volume 8, Issue 2, 1964




#### Motivation for computer architecture research

Modern technology offers enormous amount of fast transistors:


- ten of billions on chip, ~1,000,000x (since 1978)
- multi-GHz frequencies, ~1,000x







#### Motivation for computer architecture research





CPU performance: ~50,000x (only)
CPU performance per transistor per Hz: <u>4-5 orders of magnitude lost</u>!

Actual problem: how to make HW resources efficiently collaborate on application problems?

#### Level of Dynamic/Static Interface (DSI)


Defines distribution of complexity of computational process management between HW and SW





#### Instruction-level parallelism: Flynn's taxonomy (1966)

#### M.J. Flynn: computer scientist (Stanford University)



	Instructi	on Streams
	one	many
	SISD	MISD
Data Streams one	traditional von Neumann single CPU computer	May be pipelined Computers
Da	SIMD Vector processors fine grained data Parallel computers	MIMD  Multi computers  Multiprocessors

# ітмо

# CISC vs. RISC: design priorities cisc




- making processor "smart"
- instructions for high-level processing
- lots of formats, addressing schemes
- few registers (with specialization)
- difficult ILP extraction
- convenient manual programming

#### RISC



- making processor "sprint"
- instructions do elementary operations
- unified formats and addressing schemes
- many general-purpose registers
- convenient ILP extraction
- compiler automates programming

# "Capability/object-based" computer system: Intel iAPX 432 Micromainframe (1981)



- Planned to be mainline Intel architecture
- First 32-bit Intel architecture
- First hardware multitasking and memory management
- Architectural (hardware) support for highlevel functions

process scheduling, interprocess communication, storage allocation, fault tolerance

Fail: took 6 years of development (8086: 2 years)
Fail: several times slower than competition

#### RISC concept contribution

1970s: RISC concept emerged (Stanford, Berkeley, IBM)

Key observation: *most used instructions are simple* 

Key design principle: optimize for the most common case

simple instructions that can be easily pipelined

1991: research published comparing RISC (MIPS M2000) and CISC (VAX 8700) based on (approx.) similar tech and gate count \*

Table 2: RISC factors							
	instruc.	CPI			RISC		
benchmark	ratio	MIPS	VAX	ratio	factor		
spice2g6	2.48	1.80	8.02	4.44	1.79		
matrix300	2.37	3.06	13.81	4.51	1.90		
nasa7	2.10	3.01	14.95	4.97	2.37		
fpppp	3.88	1.45	15.16	10.45	2.70		
tomcatv	2.86	2.13	17.45	8.18	2.86		
doduc	2.65	1.67	13.16	7.85	2.96		
espresso	1.70	1.06	5.40	5.09	2.99		
equtott	1.08	1.25	4.38	3.51	3.25		
li	1.62	1.10	6.53	5.97	3.69		
geo. mean	2.17	1.71	9.87	5.77	2.66		

	min	geo. mean	max
VAX CPI	5.4	9.9	17.4
MIPS CPI	1.1	1.7	3.1
CPI ratio (VAX/MIPS)	3.5	5.8	10.4
Inst. ratio (MIPS/VAX)	1.1	2.2	3.9
RISC factor	1.8	2.7	3.7

MEM

EΧ

WB

WB

MEM

WB

MEM WB


EX MEM WB

#### "Refined" change of ISA design principle -> 2.7x acceleration


<sup>\*</sup> D. Bhandarkar and D. W. Clark. Performance from architecture: comparing a RISC and a CISC with similar hardware organization. SIGARCH Comput. Archit. News 19, 2 (Apr. 1991), 310–319.

#### Very Long Instruction Word (VLIW) architectures

- Wide instruction contains several slots (basic operations) that are executed in parallel
- All operations in slots synchronously traverse through processor execution core
- Implements statically (software) scheduled parallelism
- VLIW: can be considered as further "adapting ISA to actual hardware" similar to CISC -> RISC




#### VLIW example: Texas Instruments TMS320C62x/C67x DSP



- Datapath: 8 FUs (operate in parallel), 2x similar sets with 4x FUs
- No data dependency checking within instruction word done in hardware during run time

TI TMS320 DSP series – commonly used in embedded DSP applications

#### Transputers (1980s)








- "Transistor/computer": basic block to construct highperformance parallel systems
- Each transputer has CPU core, integrated memory, and several links for connection to other transputers
- Small and cheap (planned)
- Intended to perform diverse tasks (CPU, coprocessor,
   I/O controller, etc.)
- Focused on (potentially) infinite scaling capabilities
- Demonstrated useful principles commonly used till nowadays


#### Multicore processors



- Nonlinear performance scaling with increasing CPU complexity -> implement multiple CPU cores
- Usually integrated by memory subsystem with cache coherency (see further lectures)
- Can provide near-linear performance scaling, but not for all workloads (Amdahl's Law, see further lectures)

# ітмо


#### Manycore processors



- Too many cores -> too much complexity for shared memory subsystem with cache coherence
- Typical design: mesh of CPU cores (usually – RISC) with local memory and NoC interface
- Direct communications (cache coherence usually not implemented)


Yang Li et al. Round-trip latency prediction for memory access fairness in mesh-based many-core architectures. IEICE Electronics Express 11, Dec. 2014

#### Manycore examples






Tilera TILE-Gx8036 (2011)
32 CPU cores
Target applications:
network and multimedia



Esperanto Technologies ET-SoC-1 (2021)
~1100 RISC-V CPU cores
Target application:
neural networks

#### Limitations of manycore architectures

- Poor single-thread performance
- Communication overhead
- Software-exposed spatial planning
- Specialized tooling schedulers, libraries, simulators, profilers, etc.



J.A. Winter et al. Scalable thread scheduling and global power management for heterogeneous many-core architectures, 19th International Conference on Parallel Architectures and Compilation Techniques (PACT), 2010



#### Thank you for the lesson!

Alexander Antonov, Assoc. Prof., antonov@itmo.ru