

# Computer Systems Design Lesson 4 Introduction to RISC-V architecture

Alexander Antonov, Assoc. Prof., ITMO University

#### Outline the lesson

- History and motivation for development of RISC-V architecture
- Specifications
- ISA structure
- Registers view
- Instruction formats
- Base ISA, extensions

## **ITMO**



## RISC-V: open RISC CPU architecture

Proposed at University of California, Berkeley (2010)

Offered multiple virtues:


- 1) Royalty free both for academic and industrial use
- 2) High-quality, clean-slate, accumulating previous experience of HW and SW design

Published under permissive BSD license

Now run by RISC-V Foundation (Switzerland)

Official web site:

https://riscv.org/



Gaining big interest both from academia and industry in recent years

# ітмо


## RISC-V: motivation for development

Technical Report No. UCB/EECS-2014-146:

https://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-146.html

#### **Contains:**

- Justification for new ISA development
- 2) Base ISA




## **RISC-V:** specifications

Available at: https://riscv.org/technical/specifications/

#### Structure of specifications:

- 1) ISA spec, Vol. 1, unprivileged spec generic, computation-related ISA part
- 2) ISA spec, Vol. 2, privileged spec interaction between apps, OS, hypervisors, etc.
- 3) Debug Specification interaction with debug infrastructure
- 4) Trace Specification interaction with trace infrastructure
- 5) Compatibility Test Framework

  CPU tests proving compatibility with ISA



Used as ISA study example in our course



RISC-V: ISA structure

Designed to be modular, consists of *base* (obligatory) part and optional extensions

- Opcode space supports custom extensions
- Key elements frozen, is an active work in progress

ISA base and extensions				
Name	Description	Version	Status <sup>(A)</sup>	Instruction count
		Base		
RVWMO	Weak Memory Ordering	2.0	Ratified	
RV32I	Base Integer Instruction Set, 32-	2.1	Ratified	40
RV321	bit	2.1	Ratilled	40
RV32E	Base Integer Instruction Set (embedded), 32-bit, 16 registers	2.0	Ratified	40
RV64I	Base Integer Instruction Set, 64- bit	2.1	Ratified	15
RV64E	Base Integer Instruction Set(embedded), 64-bit	2.0	Ratified	
RV128I	Base Integer Instruction Set, 128-bit	1.7	Open	15
		Extension		
м	Standard Extension for Integer Multiplication and Division	2.0	Ratified	8 (RV32) 13 (RV64)
A	Standard Extension for Atomic Instructions	2.1	Ratified	11 (RV32) 22 (RV64)
F	Standard Extension for Single- Precision Floating-Point	2.2	Ratified	26 (RV32) 30 (RV64)
D	Standard Extension for Double- Precision Floating-Point	2.2	Ratified	26 (RV32) 32 (RV64)
Zicsr	Control and Status Register (CSR) Instructions	2.0	Ratified	6
Zifencei	Instruction-Fetch Fence	2.0	Ratified	1
G	Shorthand for the IMAFDZicsr_Zifencei base and extensions	-	-	
Q	Standard Extension for Quad- Precision Floating-Point	2.2	Ratified	28 (RV32) 32 (RV64)
L	Standard Extension for Decimal Floating-Point	0.0	Open	
с	Standard Extension for Compressed Instructions	2.0	Ratified	40
В	Standard Extension for Bit Manipulation	1.0	Ratified	43 <sup>[28]</sup>
J	Standard Extension for Dynamically Translated Languages	0.0	Open	
т	Standard Extension for Transactional Memory	0.0	Open	
Р	Standard Extension for Packed- SIMD Instructions	0.9.10	Open	
v	Standard Extension for Vector Operations	1.0	Frozen	187(20)
Zk	Standard Extension for Scalar Cryptography	1.0.1	Ratified	49[30]
Н	Standard Extension for	1.0	Ratified	15
S	Hypervisor  Standard Extension for Supervisor-level Instructions	1.12	Ratified	4
Zam	Misaligned Atomics	0.1	Open	
Zihintpause	Pause Hint	2.0	Ratified	
Zihintntl	Non-Temporal Locality Hints	0.2	Open	
Zfa	Additional Floating-Point	0.1	Open	
Zfh	Instructions Half-Precision Floating-Point	1.0	Ratified	
Zfhmin	Minimal Half-Precision Floating-	1.0	Ratified Ratified	
Zfinx	Point Single-Precision Floating-Point in	1.0	Ratified	
Zdinx	Double-Precision Floating-Point	1.0	Ratified	
Zhinx	in Integer Register  Half-Precision Floating-Point in Integer Register	1.0	Ratified	
Zhinxmin	Minimal Half-Precision Floating- Point in Integer Register	1.0	Ratified	
Zmmul	Multiplication Subset of the M Extension	1.0	Ratified	
Ztso	Total Store Ordering	1.0	Ratified	
	. Star Store Grading		manea	

Base ISA: register space (RV32I)

Register bank consists of 32x *32-bit generalpurpose registers* (XLEN=32) + program counter

Only x0 register is special – always zero (writes don't take effect)

(ISA spec, Vol. 1, unprivileged spec, p. 14)

XLEN-1	0
x0 / zero	
x1	
x2	
х3	
x4	
x5	
х6	
х7	
x8	
х9	
x10	
x11	
x12	
x13	
x14	
x15	
x16	
x17	
x18	
x19	
x20	
x21	
x22	
x23	
x24	
x25	
x26	
x27	
x28	
x29	
x30	
x31	
XLEN	
XLEN-1	0
pc	
XLEN	

Base ISA: register space (RV32E)

Instead of 32x, 16x 32-bit registers are provided

Targeted for embedded applications

(ISA spec, Vol. 1, unprivileged spec, p. 33)

XLEN-1		0
	x0 / zero	
	x1	
	x2	
	x3	
	x4	
	x5	
	x6	
	x7	
	x8	
	х9	
	x10	
	x11	
	x12	
	x13	
	x14	
	x15	
	x16	
	x17	
	x18	
	x19	
	x20	
	x21	
	x22	
	x23	
	x24	
	x25	
	x26	
	x27	
	x28	
	x29	
	x30	
	x31	
	XLEN	
XLEN-1		0
	pc	
	XLEN	

#### Base ISA: instruction formats

Base instructions are *32-bit data words* assembled according to the following formats (ISA spec, Vol. 1, unprivileged spec, p. 16):

#### **Priorities:**


- Unification of instructions sizes and formats (preserving high code density)
- Decreasing diversity of possible locations of instruction fields for different types of instructions

31 30 25	24 21	20	19	15 14	12 11	8	7	6 0		
funct7	rs2		rs1	funct	3	$\operatorname{rd}$		opcode	R-type	
									_	
imm[1]	1:0]		rs1	funct	3	$\operatorname{rd}$		opcode	I-type	
									_	
imm[11:5]	rs2		rs1	funct	$3 \mid$	$\operatorname{imm}[4]$	4:0]	opcode	S-type	
							5		<b>-</b>	
$imm[12] \mid imm[10:5]$	rs2		rs1	funct	$\frac{3}{\ln n}$	nm[4:1]	imm[11]	opcode	B-type	
imm[31:12]						rd		opcode	U-type	
[imm[20]] $[imm[10]$	0:1   in	nm[11]	imn	n[19:12]		rd		opcode	] J-type	

Write constant to register (high bits) Base RV32I ISA Writing PC+offset to register (for pc-relative address construction) RV32I Base Instruction Set imm[31:12]imm[20]10:1|11|19:12 Branches with memorizing return points 1100111 JALR imm[11:0] imm[12|10:5] imm[4:1|11] 1100011 BEQ imm[4:1|11] 1100011 BNE (for procedure calls) imm 12 10:5 rs2imm[4:1|11] 1100011 BLTimm[12|10:5] rs2imm[4:1|11] 1100011  $_{\text{BGE}}$ BLTU imm[12|10:5] rs2rs1 110 imm[4:1|11]1100011 imm[12|10:5] rs2rs1111 imm[4:1|11] 1100011 BGEU 0000011 Conditional branches imm[11:0] 0000011 LHrs1010 LWimm 11:0 rs1 0000011 imm[11:0] rs1 100 0000011 LBU imm[11:0] rs1 101 0000011 LHU imm [4:0] 0100011  $_{\mathrm{SB}}$ Load/store instructions imm[11:5] rs2rs1 imm[4:0]0100011 SHrs2SWrs1imm[4:0] 0100011 ADDI (transfers between registers and 0010011 SLTI imm[11:0] rs1 010 SLTIU imm[11:0 rs1 011 0010011 main memory) XORI imm[11:0] rs1 100 0010011 ORI imm[11:0] rs1 110 0010011 imm[11:0] rs1111 0010011 ANDI 001 0010011 SLLI 0000000 shamt SRLI 0010011 0100000 shamt rs1 101 0010011 SRAI Arithmetic and logical operations ADD0000000 rs20110011 0100000 rs2 rs1 0110011 SUB0000000 rs2001 0110011 SLLrs2 0110011 SLT0000000 rs2rs1 011 0110011 SLTU 0000000 rs2 rs1 0110011 XOR 0000000 rs2101 0110011 SRLrs2 101 SRA0100000 0110011 0110011 rs2110 0110011 AND FENCE pred rs1 Special-purpose instructions ECALL 000000000000 00000 000 00000 1110011 0000000000001 00000 EBREAK

ISA spec, Vol. 1, unprivileged spec, p. 130

#### M extension



#### **C** extension

Shorter (16-bit) instructions that can replace ~50% traditional instructions (resulting in 25–30% total code size reduction)

Format	Meaning
$\operatorname{CR}$	Register
CI	Immediate
CSS	Stack-relative Store
CIW	Wide Immediate
$\operatorname{CL}$	Load
$\operatorname{CS}$	Store
CA	Arithmetic
$^{\mathrm{CB}}$	Branch
CJ	$\operatorname{Jump}$

15 14 13	12	11	10	9	8	7	6	5	4	3	2	1	0
func	t4		ro	1/r	s1			1	rs2			O	p
funct3	imm		ro	m l/rs	s1			imm				O	p
funct3		imm				rs2				O	p		
funct3		imm				rd'			O	p			
funct3	im	imm			rs1'	′	im	m	rd'		O	p	
funct3	im	ım			rs1'	<i>'</i>	im	$_{ m imm}$		rs2'		O	p
funct6				rd	'/rs	1'	fun	funct2 rs2'				O	p
funct3	offset				rs1'	′	offset				O	p	
funct3		jump target						op					


RVC Register Number Integer Register Number Integer Register ABI Name Floating-Point Register Number Floating-Point Register ABI Name

000	001	010	011	100	101	110	111
x8	х9	x10	x11	x12	x13	x14	x15
s0	s1	a0	a1	a2	a3	a4	<b>a</b> 5
f8	f9	f10	f11	f12	f13	f14	f15
fs0	fs1	fa0	fa1	fa2	fa3	fa4	fa5


# ітмо

#### A extension

Atomic read/modify/write operation to avoid race conditions between multiple threads/core







#### F and D extensions

- FLx/FSx load/store to floating-point registers
- FADD, FSUB, FMUL, FMIN, FMAX Arithmetic functions, input and output are float
- FSGNJ, FSGNJN, FSGNJX Sign-injection instructions, input and output are float
- FEQ, FLT, FLE, FCLASS Comparison operations, input is float, output is integer
- FCVT.W.S, FCVT.S.W, FCVT.WU.S, FCVT.S.WU Transfer operations from float to integer and vice versa.
- FMADD, FMSUB, FNMSUB, FNMADD Floating-point fused multiply-add instructions, input and output are float

RV32F Standard Extension											
	imm[11:0]		rs1	010	rd	0000111	FLW				
imm[11	1:5]	rs2	rs1	010	imm[4:0]	0100111	FSW				
rs3	00	rs2	rs1	rm	rd	1000011	FMADD.S				
rs3	00	rs2	rs1	rm	$^{\mathrm{rd}}$	1000111	FMSUB.S				
rs3	00	rs2	rs1	rm	$^{\mathrm{rd}}$	1001011	FNMSUB.S				
rs3	00	rs2	rs1	rm	$^{\mathrm{rd}}$	1001111	FNMADD.S				
00000	00	rs2	rs1	rm	rd	1010011	FADD.S				
00001	00	rs2	rs1	rm	$^{\mathrm{rd}}$	1010011	FSUB.S				
00010	00	rs2	rs1	rm	rd	1010011	FMUL.S				
00011	00	rs2	rs1	rm	$^{\mathrm{rd}}$	1010011	FDIV.S				
01011	00	00000	rs1	rm	rd	1010011	FSQRT.S				
00100	00	rs2	rs1	000	rd	1010011	FSGNJ.S				
00100	00	rs2	rs1	001	$^{\mathrm{rd}}$	1010011	FSGNJN.S				
00100	00	rs2	rs1	010	$^{\mathrm{rd}}$	1010011	FSGNJX.S				
00101	00	rs2	rs1	000	rd	1010011	FMIN.S				
00101	00	rs2	rs1	001	$^{\mathrm{rd}}$	1010011	FMAX.S				
11000	00	00000	rs1	rm	rd	1010011	FCVT.W.S				
11000	00	00001	rs1	rm	rd	1010011	FCVT.WU.S				
11100	00	00000	rs1	000	$^{\mathrm{rd}}$	1010011	FMV.X.W				
10100	00	rs2	rs1	010	rd	1010011	FEQ.S				
10100	00	rs2	rs1	001	$^{\mathrm{rd}}$	1010011	FLT.S				
10100	00	rs2	rs1	000	rd	1010011	FLE.S				
11100	00	00000	rs1	001	rd	1010011	FCLASS.S				
11010	00	00000	rs1	rm	$^{\mathrm{rd}}$	1010011	FCVT.S.W				
11010	00	00001	rs1	rm	rd	1010011	FCVT.S.WU				
11110	00	00000	rs1	000	$^{\mathrm{rd}}$	1010011	FMV.W.X				

RV32D Standard Extension											
i	imm[11:0]		rs1	011	$^{\mathrm{rd}}$	0000111	FLD				
imm[11	:5]	rs2	rs1	011	imm[4:0]	0100111	FSD				
rs3	01	rs2	rs1	rm	$^{\mathrm{rd}}$	1000011	FMADD.D				
rs3	01	rs2	rs1	rm	$^{\mathrm{rd}}$	1000111	FMSUB.D				
rs3	01	rs2	rs1	rm	$^{\mathrm{rd}}$	1001011	FNMSUB.D				
rs3	01	rs2	rs1	rm	$^{\mathrm{rd}}$	1001111	FNMADD.D				
000000	)1	rs2	rs1	rm	$^{\mathrm{rd}}$	1010011	FADD.D				
000010	)1	rs2	rs1	rm	$^{\mathrm{rd}}$	1010011	FSUB.D				
000100	)1	rs2	rs1	rm	$^{\mathrm{rd}}$	1010011	FMUL.D				
000110	)1	rs2	rs1	rm	$^{\mathrm{rd}}$	1010011	FDIV.D				
010110	)1	00000	rs1	rm	$^{\mathrm{rd}}$	1010011	FSQRT.D				
001000	)1	rs2	rs1	000	$^{\mathrm{rd}}$	1010011	FSGNJ.D				
001000	)1	rs2	rs1	001	$^{\mathrm{rd}}$	1010011	FSGNJN.D				
001000	)1	rs2	rs1	010	$^{\mathrm{rd}}$	1010011	FSGNJX.D				
001010	)1	rs2	rs1	000	$^{\mathrm{rd}}$	1010011	FMIN.D				
001010		rs2	rs1	001	$^{\mathrm{rd}}$	1010011	FMAX.D				
010000	00	00001	rs1	rm	$^{\mathrm{rd}}$	1010011	FCVT.S.D				
010000		00000	rs1	$_{ m rm}$	$^{\mathrm{rd}}$	1010011	FCVT.D.S				
101000	)1	rs2	rs1	010	$^{\mathrm{rd}}$	1010011	FEQ.D				
101000		rs2	rs1	001	$^{\mathrm{rd}}$	1010011	FLT.D				
101000	)1	rs2	rs1	000	$^{\mathrm{rd}}$	1010011	FLE.D				
111000	)1	00000	rs1	001	$^{\mathrm{rd}}$	1010011	FCLASS.D				
110000	)1	00000	rs1	rm	$^{\mathrm{rd}}$	1010011	FCVT.W.D				
110000		00001	rs1	rm	$^{\mathrm{rd}}$	1010011	FCVT.WU.D				
110100		00000	rs1	rm	$^{\mathrm{rd}}$	1010011	FCVT.D.W				
110100	)1	00001	rs1	rm	$\operatorname{rd}$	1010011	FCVT.D.WU				

ISA spec, Vol. 1, unprivileged spec, p. 133-134

# **ITMO**

### Zicsr extension

31	20 19	15	14 12	11	7 6	0
csr	rs1		funct3	$\operatorname{rd}$	opcode	
12	5		3	5	7	
source/dest	source		CSRRW	$\operatorname{dest}$	SYSTEM	
source/dest	source		CSRRS	$\operatorname{dest}$	SYSTEM	
source/dest	source		CSRRC	$\operatorname{dest}$	SYSTEM	
source/dest	$\operatorname{uimm}[4:$	0]	CSRRWI	dest	SYSTEM	
source/dest	$\operatorname{uimm}[4:$	0]	CSRRSI	$\operatorname{dest}$	SYSTEM	
source/dest	$\operatorname{uimm}[4:$	0]	CSRRCI	$\operatorname{dest}$	SYSTEM	

# ітмо

## Binary and mnemonic representation of instructions

Mnemonic of instructions has unique binary representation (and vice versa in most cases)


#### Mnemonic -> binary:

- 1) Find instruction type and format
- 2) Fill in the instruction fields


#### Binary -> mnemonic:

- 1) Separate instruction opcode
- 2) Reveal instruction type
- 3) Separate individual fields


## Example: linear code block



## Example: unconditional branch (infinite loop)



## Example: conditional branch





## Thank you for the lesson!

Alexander Antonov, Assoc. Prof., antonov@itmo.ru