RV32 REFERENCE CARD

RV32IMFD Registers and Assembler Directives

Register	ABI Name	Description	Saver*
x0	zero	Zero constant	_
x1	ra	Return address	Caller
x2	sp	Stack pointer	—
x3	gp	Global pointer	_
x4	tp	Thread pointer	Callee
x5-x7	t0-t2	Temporaries	Caller
x8	s0 / fp	Saved / frame pointer	Callee
x9	s1	Saved register	Callee
x10-x11	a0-a1	Funct. arguments/return values	Caller
x12-x17	a2-a7	Funct. arguments	Caller
x18-x27	s2-s11	Saved registers	Callee
x28-x31	t3-t6	Temporaries	Caller

^{*} Within a given function f, all registers marked as caller are considered temporary and do not need to be saved. All registers marked as callee must be saved at function entrance, if used.

Register	ABI Name	Description	Saver*
f0-f7	ft0-ft7	FP temporaries	Caller
f8-f9	fs0-fs1	FP saved registers	Callee
f10-f11	fa0-fa1	FP Funct. arguments/return values	Caller
f12-f17	fa2-fa7	FP Funct. arguments	Caller
f18-f27	fs2-fs11	FP saved registers	Callee
f28-f31	ft8-ft11	FP temporaries	Caller

Assembler Directives:

- DECLARATION OF SEGMENTS:
 .data (for RW data) and .text (for program)
- DECLARATION OF DATA (WITHIN .data SEGMENT):
 .byte,.half,.word,.string initialized list of values/characters
 .zero N bytes initialized with value 0

Instruction Formats

	31 27	26 25	24 20	19	15 14 12	2 11 7	6 0	
R-Type	funct7		rb	ra	funct3	rd	opcode	
I-Type	imm _{[11:0}			ra	funct3	rd	opcode	
S-Type	imm _[11:5]		rb	ra	funct3	$imm_{[4:0]}$	opcode	
B-Type	imm _[12 10:5]		rb ra funct3		imm[4:1 11]	opcode		
U-Type	imm _[31:12]					rd	opcode	
J-Type			imm _{[20 10:1 11 19:12}			rd	opcode	
R3-Type	funct5	fmt	rb	ra	funct3	rd	opcode	
R4-Type	rc	fmt	rb	ra	funct3	rd	opcode	

Note: on B-Type and J-Type instructions the encoding omits bit 0 of the immediate field.

RV32IM Instructions

	Instruction		NT	Encoding				DTI Description
	Instruction		Name	Туре	Opcode	funct3	funct7	RTL Description
-	nop		No Operation	Pseudo-inst.: addi x0,x0,0				-
	li xd,imm		Load (move) Immediate	Pseudo	-inst.: Myria	d sequence	$xd \leftarrow imm$	
ve	la	xd,symbol	Load Address	Pseudo	-inst.: auipc	+ addi		xd ← imm (symbol)
Move	lui	xd,imm	Load Upper Imm	U	0110111			xd ← imm << 12
1	auipc	xd,imm	Add Upper Imm to PC	U	0010111			xd ← PC + (imm << 12)
	mν	xd,rs	Move Register Value	Pseudo	-inst.: addi	xd, xs, 0		xd ← xs
	neg	xd,xs	Negate (2's complement)	Pseudo	-inst.: sub x	d, x0, xs		xd ← - xs
	add	xd,xa,xb	ADD	R	0110011	0x0	0x00	xd ← xa + xb
	addi	xd,xa,imm	ADD Immediate	I	0010011	0x0		$xd \leftarrow xa + imm$
	sub	xd,xa,xb	SUB	R	0110011	0x0	0x20	xd ← xa - xb
ft	not	xd,xs	NOT	Pseudo	-inst.: xori	xd, xs, −1		xd ← ~ xs
Shift	and	xd,xa,xb	AND	R	0110011	0x7	0x00	xd ← xa & xb
С,	andi	xd,xa,imm	AND Immediate	I	0010011	0x7		xd ← xa & imm
Logic,	or	xd,xa,xb	OR	R	0110011	0x6	0x00	xd ← xa xb
, L	ori	xd,xa,imm	OR Immediate	I	0010011	0x6		xd ← xa imm
itic	xor	xd,xa,xb	XOR	R	0110011	0x4	0x00	xd ← xa ^ xb
Arithmetic,	xori	xd,xa,imm	XOR Immediate	I	0010011	0x4		xd ← xa ^ imm
ith	sll	xd,xa,xb	Shift Left Logical	R	0110011	0x1	0x00	$xd \leftarrow xa \mathrel{<<} xb_{[4:0]}$
A	slli	xd,xa,imm	Shift Left Logical Imm	I	0010011	0x1		$xd \leftarrow xa \mathrel{<<} imm_{[4:0]}$
	srl	xd,xa,xb	Shift Right Logical	R	0110011	0x5	0x00	$xd \leftarrow xa >> xb_{[4:0]}$
	srli	xd,xa,imm	Shift Right Logical Imm	I	0010011	0x5		$xd \leftarrow xa >> imm_{[4:0]}$
	sra	xd,xa,xb	Shift Right Arithmetic	R	0110011	0x5	0x20	$xd \leftarrow xa >> xb_{[4:0]}$
	srai	xd,xa,imm	Shift Right Arith Imm	I	0010011	0x5		$xd \leftarrow xa >> imm_{[4:0]}$
	mul	xd,xa,xb	Multiply	R	0110011	0x0	0x01	$xd \leftarrow (xa \times xb)_{[31:0]}$
de	mulh	xd,xa,xb	Multiply High (S×S)	R	0110011	0x1	0x01	$xd \leftarrow (xa \times xb)_{[63:32]}$
Divide	mulsu	xd,xa,xb	Multiply High (S×U)	R	0110011	0x2	0x01	$xd \leftarrow (xa \times xb)_{[63:32]}$
, D	mulu	xd,xa,xb	Multiply High (U×U)	R	0110011	0x3	0x01	$xd \leftarrow (xa \times xb)_{[63:32]}$
Multiply,	div	xd,xa,xb	Divide	R	0110011	0x4	0x01	xd ← xa / xb
rit I	divu	xd,xa,xb	Divide (U)	R	0110011	0x5	0x01	xd ← xa / xb
M	rem	xd,xa,xb	Remainder	R	0110011	0x6	0x01	xd ← xa % xb
	remu	xd,xa,xb	Remainder (U)	R	0110011	0x7	0x01	xd ← xa % xb
	1{b h w]	·xd,symbol	Load From Global Symbol	Pseudo	-inst.: auipc	+ 1{b h w	}	xd ← M[symbol] (B/H/W)
	1b	xd,imm(xa)	Load Byte	I	0000011	0x0		$xd \leftarrow M[xa+imm] (B)$
	lh	xd,imm(xa)	Load Halfword	I	0000011	0x1		$xd \leftarrow M[xa+imm] (H)$
Store	lw	xd,imm(xa)	Load Word	I	0000011	0x2		$xd \leftarrow M[xa+imm] (W)$
St	1bu	xd,imm(xa)	Load Byte (U)	I	0000011	0x2		$xd \leftarrow M[xa+imm]$ (BU)
Load,	1hu	xd,imm(xa)	Load Halfword (U)	I	0000011	0x2		$xd \leftarrow M[xa+imm] (HU)$
Lo	s{b h w]	·xs,symbol,xt	Store to Global Symbol		-inst.: auipc	+ s{b h w	}	M[symbol] ← xs (modifies xt)
	sb	xb,imm(xa)	Store Byte	S	0100011	0x0		$M[xa+imm] \leftarrow xb_{[7:0]}$
	sh	xb,imm(xa)	Store Half	S	0100011	0x1		$M[xa+imm] \leftarrow xb_{[15:0]}$
	SW	xb,imm(xa)	Store Word	S	0100011	0x2		$\texttt{M[xa+imm]} \leftarrow \texttt{xb}_{[31:0]}$

RV32IM Instructions (continued)

	Incture	tion	Name	Encoding				RTL Description
	Instruction		Name	Туре	Opcode	funct3	funct7	KIL Description
	slt	xd,xa,xb	Set Less Than	R	0110011	0x2	0x00	xd ← (xa < xb)?1:0
	slti	xd,xa,imm	Set Less Than Imm	I	0010011	0x2		$xd \leftarrow (xa < imm)?1:0$
بو	sltu	xd,xa,xb	Set Less Than (U)	R	0110011	0x3	0x00	$xd \leftarrow (xa < xb)?1:0$
paı	sltiu	xd,xa,imm	Set Less Than Imm (U)	I	0010011	0x3		$xd \leftarrow (xa < imm)?1:0$
Compare	seqz	xd,xs	Set Equal Zero		o-inst.: slt			xd ← (xs == 0)?1:0
ŭ	snez	xd,xs	Set Not Equal Zero	Pseud	o-inst.: slt	u xd, x0,	xs	xd ← (xs != 0)?1:0
	sltz	xd,xs	Set Less Than Zero	Pseud	o-inst.: slt	xd, xs,	x0	$xd \leftarrow (xs < 0)?1:0$
	sgtz	xd,xs	Set Greater Than Zero		o-inst.: slt	xd, x0,	xs	$xd \leftarrow (xs > 0)?1:0$
	beq	xa,xb,imm	Branch Equal	В	1100011	0x0		if(xa==xb) PC \leftarrow PC + imm
	bne	xa,xb,imm	Branch Not Equal	В	1100011	0x1		$if(xa!=xb) PC \leftarrow PC + imm$
	bgt	xs, xt, offset	Branch Greater Than	Pseud	o-inst.: blt	xt, xs,	offset	if (xs> xt) PC \leftarrow symbol
	bge	xa,xb,imm	Branch Greater or Equal	В	1100011	0x5		$if(xa>=xb) PC \leftarrow PC + imm$
	ble	xs, xt, offset	Branch Less or Equal	Pseud	o-inst.: bge	xt, xs,	offset	if (xs<=xt) PC \leftarrow symbol
£	blt	xa,xb,imm	Branch Less Than	В	1100011	0x4		$if(xa < xb) PC \leftarrow PC + imm$
ret)	bgtu	xs, xt, offset	Branch Less Than (U)	Pseud	o-inst.: blt	u xt, xs,	offset	if (xs> xt) PC \leftarrow symbol
call,	bgeu	xa,xb,imm	Branch Greater or Equal (U)	В	1100011	0x7		$if(xa>=xb) PC \leftarrow PC + imm$
	bleu	xs, xt, offset	Branch Less or Equal (U)	Pseud	o-inst.: bge	u xt, xs,	offset	if (xs<=xt) PC \leftarrow symbol
(branch, jump,	bltu	xa,xb,imm	Branch Less Than (U)	В	1100011	0x6		$if(xa < xb) PC \leftarrow PC + imm$
jr	beqz	xs, symbol	Branch Equal Zero	Pseud	o-inst.: beq	xs, x0,	offset	if (xs==0) PC \leftarrow symbol
[bnez	xs, symbol	Branch Not Equal Zero	Pseud	o-inst.: bne	xs, x0,	offset	if (xs!=0) PC \leftarrow symbol
Jan	blez	xs, symbol	Branch Less or Equal Zero	Pseud	o-inst.: bge	x0, xs,	offset	if (xs<=0) PC \leftarrow symbol
	bgez	xs, symbol	Branch Greater or Equal Zero	Pseud	o-inst.: bge	xs, x0,	offset	if (xs>=0) PC \leftarrow symbol
30]	bltz	xs, symbol	Branch Less Than Zero	Pseud	o-inst.: blt	xs, x0,	offset	if (xs< 0) PC \leftarrow symbol
control	bgtz	xs, symbol	Branch Greater Than Zero	Pseud	o-inst.: blt	x0, xs,	offset	if (xs> 0) PC \leftarrow symbol
5	j	symbol	Jump	Pseud	o-inst.: jal	x0, offs	et	PC ← symbol
Flow	jal	xd,imm	Jump And Link	J	1101111			$xd \leftarrow PC+4; PC \leftarrow PC + imm$
됴	jal	symbol	Jump And Link To Symbol	Pseud	o-inst.: jal	x1, offs	et	$x1 \leftarrow PC + 4$; $PC \leftarrow symbol$
	jr	XS	Jump Register	Pseud	o-inst.: jal	r x0, xs,	0	PC ← xs
	jalr	XS	Jump And Link Register	Pseud	o-inst.: jal	r x1, xs,	0	$x1 \leftarrow PC + 4$; $PC \leftarrow xs$
	jalr	xd,xa,imm	Jump And Link Register	I	1100111	0x0		$xd \leftarrow PC+4; PC \leftarrow xa + imm$
	call	symbol	Call subroutine	Pseud	o-inst.: aui	pc + jalr	*	$x1 \leftarrow PC + 4; PC \leftarrow symbol$
	ret		Return from subroutine	Pseud	o-inst.: jal	r x0, x1,	0	PC ← x1
	ecall		Environment Call	I	1110011	imm=0x0,	others=0	$SEPC \leftarrow PC + 4; PC \leftarrow STVEC$
OS	ebreak	(Environment Break	I	1110011	imm=0x1,	others=0	$SEPC \; \leftarrow \; PC \; + \; 4; \; \; PC \; \leftarrow \; STVEC$
	sret		Exception return	I	1110011	imm=0x10	02, others=0	PC ← SEPC

$RV32FD\ Floating\ Point\ Instructions\ ({\rm not\ available\ on\ Ripes})$

{	{"F" "D"} Instruction		3.7			Encoding	DTI Description	
			Name	Туре	Opcode	funct3	funct5	RTL Description
_	fl{w d}	fd,symbol	FP Load from Symbol	Pseud	lo-inst.: au	ipc + fl{w c	l}	fd ← M[symbol]
ST	fl{w d}	fd,imm(fa)	FP Load	I	0000111	{010 011}		fd ← M[fa+imm]
Ü,	fs{w d}	fb,symbol,xt	FP Store to Symbol	Pseud	lo-inst.: au	ipc + fs{w c	i}	M[symbol] ← fb (modifies xt)
-	fs{w d}	fb,imm(fa)	FP Store	S	0100111	{010 011}		M[fa+imm] ← fb
	fmv.{s d}	fd,fs	FP Sign Injection	Pseud	Pseudo-inst.: fsgnj.{s d} fd,fs,fs			fd = fs
	fsgnj.{s d}	fd,fa,fb	FP Sign Injection	R3	1010011	000	{0x10 0x11}	fd = abs(fa) * sgn(fb)
	fsgnjn.{s d}	fd,fa,fb	FP Sign Neg Injection	R3	1010011	001	{0x10 0x11}	fd = abs(fa) * -sgn(fb)
Move	fsgnjx.{s d}	fd,fa,fb	FP Sign Xor Injection	R3	1010011	010	{0x10 0x11}	fd = fa * sgn(fb)
MC	fabs.{s d}	fd,fs	FP Absolute Value			gnjx.{s d} f		fd = fs
	fneg.{s d}	fd,fs	FP Negative Value	Pseud	lo-inst.: fs	gnjn.{s d} f	d,fs,fs	fd = -fs
	fmin.{s d}	fd,fa,fb	FP Minimum	R3	1010011	000	{0x10 0x11}	fd = min(fa, fb)
	fmax.{s d}	fd,fa,fb	FP Maximum	R3	1010011	001	{0x10 0x11}	fd = max(fa, fb)
၁	fadd.{s d}	fd,fa,fb	FP Add	R3	1010011	rm	{0x00 0x01}	fd = fa + fb
Arithmetic	fsub.{s d}	fd,fa,fb	FP Sub	R3	1010011	rm	{0x04 0x05}	fd = fa - fb
ᇤ	fmul.{s d}	fd,fa,fb	FP Mul	R3	1010011	rm	{0x08 0x09}	fd = fa * fb
Tif]	fdiv.{s d}	fd,fa,fb	FP Div	R3	1010011	rm	{0x0c 0x0d}	fd = fa / fb
Α .	fsqrt.{s d}	fd,fa	FP Square Root	R3	1010011	rm	{0x2c 0x2d}	fd = sqrt(fa)
	fmadd.{s d}	fd,fa,fb,fc	FP Fused Mul-Add	R4	1000011	rm		fd = fa * fb + fc
Fused	fmsub.{s d}	fd,fa,fb,fc	FP Fused Mul-Sub	R4	1000111	rm		fd = fa * fb - fc
Fus	<pre>fnmadd.{s d}</pre>	fd,fa,fb,fc	FP Neg Fused Mul-Add	R4	1001111	rm		fd = -fa * fb + fc
	$fnmsub.\{s d\}$	fd,fa,fb,fc	FP Neg Fused Mul-Sub	R4	1001011	rm		fd = -fa * fb - fc
	fcvt.{s d}.w	fd,xa *	FP Conv from Sign Int	R3	1010011	rm	{0x68 0x69}	fd = (float) xa
4	fcvt.{s d}.wu	fd,xa *	FP Conv from Uns Int	R3	1010011	rm	{0x68 0x69}	fd = (float) xa
ver	fcvt.w.{s d}	xd,fa *	FP Convert to Int	R3	1010011	rm	{0x60 0x61}	xd = (int32_t) fa
Convert	fcvt.wu.{s d}	xd,fa *	FP Convert to Int	R3	1010011	rm	{0x60 0x61}	xd = (uint32_t) fa
0	fmv.x.w	xd,fa	Move SP FP to Int	R3	1010011	000	0x70	xd = *((int*) &fa)
	fmv.w.x	fd,xa	Move Int to SP FP	R3	1010011	000	0x78	fd = *((float*) &xa)
e	feq.{s d}	xd,fa,fb	FP Equal	R3	1010011	010	{0x50 0x51}	xd = (fa == fb) ? 1 : 0
paı	flt.{s d}	xd,fa,fb	FP Less Than	R3	1010011	001	{0x50 0x51}	xd = (fa < fb) ? 1 : 0
Compare	fle.{s d}	xd,fa,fb	FP Less or Equal	R3	1010011	000	{0x50 0x51}	xd = (fa <= fb) ? 1 : 0
ŏ	fclass.{s d}	xd,fa	FP Classify	R3	1010011	001	{0x70 0x71}	xd = (fa type?):09

^{* –} To encode fcvt.{s|d}.w and fcvt.w.{s|d} set xb=0; for fcvt.{s|d}.w and fcvt.w.{s|d} set xb=1.
rm – Floating point rounding mode. Set to "000" to select round to nearest.

Observation: Designations $f1\{w|d\}$ and $fs\{w|d\}$ represent the corresponding instructions for SP FP load/store (f1w/fsw) and for DP FP load/store (f1d/fsd). Similarly, designations $f_{-}.\{s|d\}$ are used to represent the corresponding SP $(f_{-}.s)$ and DP $(f_{-}.d)$ instructions.