

**VIETNAM NATIONAL UNIVERSITY, HO CHI MINH CITY
UNIVERSITY OF INFORMATION TECHNOLOGY
FACULTY OF COMPUTER ENGINEERING**

---oOo---



DIGITAL CIRCUIT DESIGN- CE222.O23.MTCL

REPORT LAB 01

GETTING ACQUAINTED WITH CUSTOM DESIGNER AND INVERTER GATE DESIGN

STUDENT NAME: Trương Duy Đức

STUDENT ID: 21521970

Lecturer: Tạ Trí Đức

CHAPTER 1. DESIGN SCHEMATIC AND SIMULATE INVERTER (FRONT-END).....	3
1. DESIGN SCHEMATIC	3
1.1. Calculate the W/L ratio of PMOS and NMOS	4
1.2. Utilize a tool to assist in finding the W/L ratio.....	5
2. SIMULATE.....	6
2.1. Testbench	6
2.2. Waveform of SAE.....	6
3. SPICE.....	7
CHAPTER 2. LAYOUT INVERTER (BACK-END)	8
1. LAYOUT	8
1.1. Design Rules Check - DRC	9
1.2. Layout Versus Schematic (LVS)	9
1.3. Layout Parasitic Extraction – LPE)	9
2. POST LAYOUT	10
2.1. SPICE.....	10
2.2. HSPICE.....	11
2.3. SIMULATION.....	13

Pictures

Figure 1. Inverter Schematic.....	3
Figure 2. Switching Threshold & β Ratio.....	4
Figure 3.Result of SAE	5
Figure 4. Final Schematic	5
Figure 5. Test schematic.....	6
Figure 6. Result of SAE	6
Figure 7. SPICE	7
Figure 8. Layout.....	8
Figure 9. DRC result	9
Figure 10. LVS result	9
Figure 11. LPE result	9
Figure 12. Config of SPICE.....	10
Figure 13. Schematic of config.....	10
Figure 14. Content of symbol	11
Figure 15. Config of HSPICE.....	11
Figure 16. Schematic of config.....	12
Figure 17. Content of symbol	12
Figure 18. Waveform of POST LAYOUT	13

CHAPTER 1. DESIGN SCHEMATIC AND SIMULATE INVERTER (FRONT-END)

1. DESIGN SCHEMATIC




Figure 1. Inverter Schematic

1.1. Calculate the W/L ratio of PMOS and NMOS

By default, we will fix the NMOS with specific dimensions: $L=0.18\mu\text{m}$ and $W=0.36\mu\text{m}$. We will calculate the W parameters of the PMOS (where L of PMOS and NMOS are equal) for an appropriate Switching Threshold (Trip-point). Referring to the two figures below:




Figure 2. Switching Threshold & β Ratio

Specifically, we will calculate $\beta_r=1$ based on the mobility of the holes and electrons.

Theory: Typically, μ_n (electron mobility) is around 2.5-3 times greater than μ_p (hole mobility). Therefore, the ratio of W_p to W_n (for $\beta_r=1$) is usually given by $\frac{W_p}{W_n} = \frac{\mu_n}{\mu_p}$, meaning the width of the PMOS is typically 2.5-3 times wider than the width of the NMOS.

According to the 90nm reference library:

$$\frac{W_p}{W_n} = \frac{\mu_n}{\mu_p} = \frac{4.031486^{-2}}{8.391744^{-3}} \approx 4.8$$

⇒ Meaning the width of the PMOS is 4.8 times wider than the width of the NMOS.

1.2. Utilize a tool to assist in finding the W/L ratio




Figure 3.Result of SAE

We will focus on two parameters: False time and rise time, as well as the Duty cycle. We observe that at $x=5$, where $W_p=0.18 \times 5=0.9 \mu m$ (W_p is 2.5 times W_n), the rise time and false time are nearly equal, making the inverter easier to control, with a duty cycle approximately 47.4%, slightly smaller than at $x=10$ but not significantly so.

⇒ We will choose W_p to be 2.5 times W_n .




Figure 4. Final Schematic

2. SIMULATE

2.1. Testbench




Figure 5. Test schematic

2.2. Waveform of SAE




Figure 6. Result of SAE

- Green line: Vin
- Yellow line : Vout

3. SPICE




Figure 7. SPICE

- Green line: V_{in}
- Yellow line : V_{out}

CHAPTER 2. LAYOUT INVERTER (BACK-END)

1. LAYOUT




Figure 8. Layout

1.1. Design Rules Check - DRC

```
JobID: hercules_drc_2  
Completed with no errors.
```

Figure 9. DRC result

1.2. Layout Versus Schematic - LVS

```
JobID: hercules_lvs_5  
Completed with no errors.
```

Figure 10. LVS result

1.3. Layout Parasitic Extraction – LPE

```
JobID: starrc_lpe_4  
Completed with no errors.
```

Figure 11. LPE result

2. POST LAYOUT

2.1. SPICE




Figure 12. Config of SPICE




Figure 13. Schematic of config

GETTING ACQUAINTED WITH CUSTOM DESIGNER AND INVERTER GATE DESIGN

```
*|DSPF 1.3
*|DESIGN inv_lab1
*|DATE "Wed May 3 01:41:41 2017"
*|VENDOR "Synopsys"
*|PROGRAM "StarRC"
*|VERSION "D-2010.06"
*|DIVIDER |
*|DELIMITER :
*|OPERATING_TEMPERATURE 25
*|GLOBAL_TEMPERATURE 25
**FORMAT SPF
*
** COMMENTS
** TCAD_GRD_FILE /home/eda/pdk/synopsys/PDK/starrc/reference_90nm_9lm_typ.nxtgrd
** TCAD_TIME_STAMP Mon Apr 6 20:59:52 2009
** TCADGRD_VERSION 64

.SUBCKT inv_lab1 out in
*|GROUND_NET 0
*|LAYER_MAP
```

Figure 14. Content of symbol

2.2. HSPICE




Figure 15. Config of HSPICE

GETTING ACQUAINTED WITH CUSTOM DESIGNER AND INVERTER GATE DESIGN




Figure 16. Schematic of config




Figure 17. Content of symbol

2.3. SIMULATION

Both have the same waveform and only differ when clicking on the symbol.




Figure 18. Waveform of POST LAYOUT