Building a RISC-V Core

RISC-V Based MYTH Workshop
MYTH - Microprocessor for You in Thirty Hours




Steve Hoover


Founder, Redwood EDA July 31, 2020

Lab: Mux

\$out = \$sel ? \$in1 : \$in2
creates a multiplexer.




Modify this multiplexer to operate on vectors.



Note that bit ranges can generally be assumed on the left-hand side, but with no assignments to these signals, they must be explicit.

Lab: Combinational Calculator

This circuit implements a calculator that can perform +, -, *, / on two input values.




- 1. Implement this.
- 2. Use:

```
$val1[31:0] = $rand1[3:0];
$val2[31:0] = $rand2[3:0];
for inputs to keep values
small.
```

3. We'll return to this, so "Save as new project", bookmark, and open a new Makerchip IDE in a new tab.


Lab: Counter

Design a free-running counter:



Include this code in your saved calculator sandbox for later (and confirm that it auto-saves).

Reference Example: Fibonacci Sequence (1, 1, 2, 3, 5, 8, ...)




```
\TLV
     $num[31:0] = $reset ? 1 : (>>1$num + >>2$num);
3-space indentation
```

(no tabs)

Lab: Sequential Calculator


A real calculator remembers the last result, and uses it for the next calculation.

- 1. Return to the calculator.
- Update the calculator to perform a new calculation each cycle where \$vall[31:0] = the result of the previous calculation.
- 3. Reset \$out to zero.
- 4. Copy code and save outside of Makerchip (just to be safe).



Lab: Counter and Calculator in Pipeline


- 1. Put calculator and counter in stage @1 of a |calc pipeline.
- Check log, diagram, and waveform.
- 3. Confirm save.




Lab: 2-Cycle Calculator


At high frequency, we might need to calculate every other cycle.

- Change alignment of sout (to calculate every other cycle).
- Change counter to single-bit (to indicate every other cycle).
- 3. Connect \$valid (to clear alternate outputs).
- Retime mux to @2 (to ease timing; no functional change).
- Verify behavior in waveform.
- Save.



Total Distance (Makerchip walkthrough)






Lab: 2-Cycle Calculator with Validity

1. Use:

\$valid_or_reset = \$valid || \$reset;
as a when condition for calculation
instead of zeroing \$out.

For reference:


2. Verify behavior in waveform.



Lab: Calculator with Single-Value Memory


Calculators support "mem" and "recall", to remember and recall a value.


- 1. Extend **\$op** to 3 bits.
- 2. Add memory MUX.
- 3. Select recall value in output MUX.
- 4. Verify behavior in waveform.




Lab: Calculator with Memory

- Replace single-entry memory
 (\$mem[31:0]) with an 8-entry
 memory.
- 2. mem and recall are wr_en/rd_en.
- 3. Let **\$vall[2:0]** provide the rd/wr index.
- 4. Reference the previous slide to create and connect the memory.
- 5. Verify in simulation.






Example RISC-V Block Diagram



Implementation Plan



Lab: Instruction Types Decode

instr[6:2] determine instruction type: I, R, S, B, J, U

| instr[4:2] instr[6:5] | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
|--------------------------|-----|-----|-----|-----|------------|-----|-----|-----|
| 00 | I | ı | - | - | I | U | I | - |
| 01 | S | S | - | R | R | U | R | - |
| 10 | R4 | R4 | R4 | R4 | R | - | - | - |
| 11 | В | I | - | J | I (unused) | - | - | - |

Check behavior in simulation.

Lab: Instruction Immediate Decode


Form \$imm[31:0] based on instruction type.

```
31
         30
                         20 19
                                        12
                                                    10
                                              11
                                                                                0
                                                    inst[30:25]
                                                                inst[24:21]
                                                                             inst[20] I-immediate
                  -\inf[31]
                  -\inf[31]
                                                                             inst[7]
                                                    inst[30:25]
                                                                 inst[11:8]
                                                                                      S-immediate
              -\inf[31]
                                           inst[7]
                                                    inst[30:25]
                                                                 inst[11:8]
                                                                                      B-immediate
inst[31]
            inst[30:20]
                             inst[19:12]
                                                            — 0 —
                                                                                      U-immediate
      -\inf[31]
                             inst[19:12]
                                           inst[20] \mid inst[30:25] \mid inst[24:21]
                                                                                      J-immediate
```

Check behavior in simulation.

Lab: Instruction Decode

Extract other instruction fields: \$funct7, \$funct3, \$rs1, \$rs2, \$rd, \$opcode




\$rs2[4:0] = \$instr[24:20];
...

Check behavior in simulation.

Lab: RISC-V Instruction Field Decode

Let's use when conditions



```
$rs2_valid = $is_r_instr || $is_s_instr || $is_b_instr;
?$rs2_valid
    $rs2[4:0] = $instr[24:20];
...
Check behavior in simulation.
```

Lab: Instruction Decode

RV32I Base Instruction Set (except FENCE, ECALL, EBREAK):

| | opcode | 0110111 | LUI |
|----------|--|--|--|
| funct3 | | 0010111 | AUIPC |
| ΤL | inct3 | 1101111 | JAL |
| | 000 | 1100111 | IALR |
| | 000 | 1100011 | BEQ |
| ı | 001 | 1100011 | BNE |
| ı | 100 | 1100011 | BLT |
| ı | 101 | 1100011 | BGE |
| ı | 110 | 1100011 | BLTU |
| l | 111 | 1100011 | BGEU |
| • | | | |
| | 000 | 0000011 | LB |
| | 000 | 0000011 0000011 | LB LH |
| | 0.000.000 | | |
| | 001 | 0000011 | LH |
| | 001 010 | 0000011 0000011 | LH LW |
| | 001 010 100 | 0000011 0000011 0000011 | LH LW LBU |
| | 001 010 100 101 | 0000011 0000011 0000011 0000011 | LH LW LBU LHU |
| | 001 010 100 101 000 | 0000011 0000011 0000011 0000011 0100011 | LH LW LBU LHU SB |
| <u>ر</u> | 001 010 100 101 000 001 | 0000011 0000011 0000011 0000011 0100011 | LH LW LBU LHU SB SH |
| | 001 010 100 101 000 001 | 0000011 0000011 0000011 0000011 0100011 0100011 | LH LW LBU LHU SB SH SW |

| [2] | funct3 | opcode | |
|--|--|--|---|
| funct7[| 011 | 0010011 | SLTIU |
| کر | 100 | 0010011 | XORI |
| Ē | 110 | 0010011 | ORI |
| | 111 | 0010011 | ANDI |
| 0 | 001 | 0010011 | SLLI |
| O | 101 | 0010011 | SRLI |
| 1 | 101 | 0010011 | SRAI |
| O | 000 | 0110011 | ADD |
| | | | |
| 1 | 000 | 0110011 | SUB |
| $\frac{1}{0}$ | 000 | 0110011 0110011 | SUB SLL |
| | | | |
| 0 | 001 | 0110011 | SLL |
| 0 | 001 010 | 0110011 0110011 | SLL SLT |
| 0 | 001 010 011 | 0110011 0110011 0110011 | SLL SLT SLTU |
| $\begin{array}{c} 0\\0\\0\\0\\0\\1\end{array}$ | 001 010 011 100 | 0110011 0110011 0110011 0110011 | SLL SLT SLTU XOR |
| 0 0 0 0 1 0 | 001 010 011 100 101 | 0110011 0110011 0110011 0110011 0110011 | SLL SLT SLTU XOR SRL |
| $\begin{array}{c} 0\\0\\0\\0\\0\\1\end{array}$ | 001 010 011 100 101 101 | 0110011 0110011 0110011 0110011 0110011 0110011 | SLL SLT SLTU XOR SRL SRA |

Complete circled instructions.

Check behavior in simulation and confirm save.

Lab: Register File Read

- 1. Uncomment //m4+rf(@1, @1) instantiation. (Default values are provided for inputs.)
- Provide proper input
 assignments to enable RF read
 (rd) of \$rs1/2 when
 \$rs1/2 valid.
- 3. Debug in simulation. Note that, on reset, register values are set to their index (e.g. x5 = 32'd5) so you can see something meaningful in simulation.

2-read, 1-write register file:




Lab: Register File Write

- Provide proper input
 assignments to enable RF
 write (wr) of \$result to \$rd
 (dest reg) when \$rd_valid for
 a valid instruction.
- 2. Debug in simulation. Should be writing and reading registers.
- 3. But wait, in RISC-V, x0 is "always-zero". Writes should be ignored. Add logic to disable write if \$rd is 0.
- 4. Save outside of Makerchip.

2-read, 1-write register file:




Lab: Branches




- 1. Compute \$br_tgt_pc (PC + imm)
- 2. Modify \$pc MUX expression to use the <u>previous</u> \$br_tgt_pc when the <u>previous</u> instruction was \$taken_br.
- 3. Check behavior in simulation. Program should now sum values {1..9}!
- 4. Debug as needed, and save outside of Makerchip.


Waterfall Logic Diagram




Pipelining Your RISC-V



Waterfall Logic Diagram




Lab: Register File Bypass




- 1. RF read uses RF as written 2 instructions ago (already correct).
- 2. Update expressions for \$srcx_value to select previous \$result if it was written to RF (write enable for RF) and if previous \$rd == \$rsx.
- 3. (Should have no effect yet)

Branches



Lab: Branches




- 1. Replace @1 \$valid assignment with @3 \$valid assignment based on the non-existence of a <u>valid</u> \$taken_br's in <u>previous two</u> instrutions.
- 2. Increment PC every cycle (not every 3 cycles)
- 3. (PC redirect for branches is already 3-cycle. No change.)
- 4. Debug. Save outside of Makerchip.

Lab: Complete ALU

```
Assign $result for other instrs
                                             ADD
                                                     $src1_value + $src2_value;
ANDI $src1_value & $imm;
                                             SUB
                                                     $src1_value - $src2_value;
ORI
       $src1_value | $imm;
                                             SLL
                                                     $src1_value << $src2_value[4:0];</pre>
XORI
       $src1_value ^ $imm;
                                             SRL
                                                     $src1_value >> $src2_value[4:0];
ADDI
       $src1_value + $imm;
                                             SLTU
                                                     $src1_value < $src2_value;</pre>
SLLI
       $src1_value << $imm[5:0];
                                             SLTIU
                                                    $src1_value < $imm;</pre>
SRLI
       $src1_value >> $imm[5:0];
                                             LUI
                                                     {$imm[31:12], 12'b0};
AND
       $src1_value & $src2_value;
                                             AUIPC
                                                    Spc + Simm:
OR
       $src1_value | $src2_value;
                                             JAL
                                                     $pc +
                                                                Need intermediate
XOR
       $src1_value ^ $src2_value;
                                             JALR
                                                     $pc + 4:
                                                                result signals for these.
SRAI
       { {32{$src1_value[31]}}, $src1_value} >> $imm[4:0];
       ($src1_value[31] == $src2_value[31]) ($sltu_rslt): {31'b0,$src1_value[31]};
SLT
SLTI
       ($src1_value[31] == $imm[31]) ? $sltiu_rslt : {31'b0, $src1_value[31]};
SRA
       { {32{$src1_value[31]}}, $src1_value} >> $src2_value[4:0];
```

Loads/Stores



LOAD (LW, LH, LB, LHU, LBU)

LOAD rd, imm(rs1)

rd <= DMem[addr]

STORE (SW, SH, SB)

STORE rs2, imm(rs1)


DMem[addr] <= rs2

where, addr <= rs1 + imm (like addi)


Half

Byte

Loads




Lab: Redirect Loads




- 1. Clear \$valid in the "shadow" of a load (like branch).
- 2. Select **\$inc_pc** from 3 instructions ago for load redirect.
- 3. Debug. Confirm save.

Lab: Load Data



- 1. For loads/stores (\$is_load/\$is_s_instr), compute same result as for addi.
- 2. Add the RF-wr-data MUX to select >>2\$1d_data and >>2\$rd as RF inputs for ! \$valid instructions.
- 3. Enable write of \$1d_data 2 instructions after valid \$1oad.
- Confirm save.

Lab: Load Data




dmem: mini 1-R/W memory (16-entries, 32-bits wide)



- 1. Uncomment //m4+dmem(@4).
- 2. Connect interface signals above using address bits [5:2] to perform load and store (when valid).

Lab: Jumps



- 1. Define \$is_jump (JAL or JALR), and, like \$taken_br, create invalid cycles.
- 2. Compute \$jalr_tgt_pc (SRC1 + IMM).
- 3. Select correct \$pc for JAL (>>3\$br_tgt_pc) and JALR (>>3\$jalr_tgt_pc).
- 4. Save.

53