Family, 8048 Com

8086-8088, 8 r, Electronic (

Wordstar, 8080-8085,

0, 6502-65XX, BASIC Algorith

Z80,

U CHARTS: 280 TTL pinouts, E g Statistics, C RLC B

0

1 0001

2



MICROPROCESSOR INSTANT REFERENCE CARD

MICRO CHART

	LSD =	⇒				Single-E	Byte-Opc	code to	Instruc	tion Con	version						
	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	
0 1 2 3	NOP DJNZ n JR NZ,n JR NC,n	LD DE,nn	LD (nn).HL	INC BC INC DE INC HL INC SP	INC B INC D INC H INC (HL)	DEC B DEC D DEC H DEC (HL)	LD B,n LD D,n LD H,n LD (HL),n	RLCA RLA DAA SCF	EX AF,AF' JR n JR Z,n JR C,n	ADD HL.BC ADD HL.DE ADD HL.HL ADD HL.SP	LD A (DE)	DEC DE DEC HL	INC C INC E INC L INC A	DEC C DEC E DEC L DEC A	LD C,n LD E,n LD L,n LD A ,n	RRCA RRA CPL CCF	0 1 2 3
4 5 6 7	LD B,B LD D,B LD H,B LD (HL),B	LD B,C LD D,C LD H,C LD (HL),C	LD B,D LD D,D LD H,D LD (HL),D	LD B,E LD D,E LD H,E LD (HL),E	LD B,H LD D,H LD H,H LD (HL),H	LD B,L LD D,L LD H,L LD (HL),L	LD B.(HL) LD D.(HL) LD H.(HL) HALT	LD B,A LD D,A LD H,A LD (HL),A	LD C,B LD E,B LD L,B LD A,B	LD C,C LD E,C LD L,C LD A,C	LD C,D LD E,D LD L,D LD A,D	LD C,E LD E,E LD L,E LD A,E	LD C,H LD E,H LD L,H LD A,H	LD C.L LD E.L LD L.L LD A.L	LD C,(HL) LD E,(HL) LD L,(HL) LD A,(HL)	LD C,A LD E,A LD L,A LD A,A	4 5 6 7
8 9 A B	ADD A,B SUB B AND B OR B	ADD A,C SUB C AND C OR C	ADD A,D SUB D AND D OR D	ADD A,E SUB E AND E OR E	ADD A,H SUB H AND H OR H	ADD A.L SUB L AND L OR L	ADD A,(HL) SUB (HL) AND (HL) OR (HL)	ADD A,A SUB A AND A OR A	ADC A,B SBC A,B XOR B CP B	ADC A,C SBC A,C XOR C CP C	ADC A,D SBC A,D XOR D CP D	ADC A,E SBC A,E XOR E CP E	ADC A,H SBC A,H XOR H CP H	ADC A,L SBC A,L XOR L CP L	ADC A,(HL) SBC A,(HL) XOR (HL) CP (HL)	ADC A,A SBC A,A XOR A CP A	
CDEF	RET NZ RET NC RET PO RET P	POP BC POP DE POP HL POP AF		JP nn OUT (n), A EX (SP), HL DI	CALL NZ,nn CALL NC,nn CALL PO,nn CALL P,nn		SUB n AND n	RST 20H	RET Z RET C RET PE RET M	RET EXX JP (HL) LD SP,HL	JP Z,nn JP C,nn JP PE,nn JP M,nn	table IN A,(n) EX DE,HL EI	CALL Z,nn CALL C,nn CALL PE,nn CALL M,nn	CALL nn table table table	ADC A,n SBC A,n XOR n CP n	RST 08H RST 18H RST 28H RST 38H	D E
	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	

LSD -

49

81 82 83 84 85 86 87 88 89 90 91 92 93

51 52 53 54 55 56 57 58 59 60 61 62 63 3

67

0 1 2 3

48

0 0 1 2 3

1 16 17 18 19 20

2 32 33 34 35 36 37 38

3

5

6

7

В

C

D

E

Multi-Byte-Opcode	to	Instruction	Conversion
-------------------	----	-------------	------------

CB03 CB04 CB05 CB04 CB05 CB07 CB09 CB06 CB07 CB09 CB08 CB07 CB09 CB08 CB07 CB09 CB07 CB09 CB07 CB09 CB07 CB09 CB07 CB09 CB07 CB09 CB07 CB07 CB07 CB07 CB07 CB07 CB07 CB07	REALEACHE CONTRACTOR OF THE STATE OF THE STA	ED42 ED43aa ED44 ED45aa ED44 ED45 ED46 ED47 ED48 ED48 ED49 ED48 ED49 ED50 ED51 ED52 ED53aa ED56 ED57 ED53aa ED56 ED57 ED66 ED57 ED68 ED57 ED68 ED59 ED58 ED59 ED58 ED59 ED58 ED59 ED58 ED59 ED58 ED59 ED61 ED62 ED73aa ED78 ED61 ED62 ED73aa ED78 ED63 ED61 ED62 ED63 ED64 ED67 ED68 ED67 ED68 ED69 ED6A ED78 ED68 ED79 ED6A ED78 ED78 ED78 ED78 ED78 ED78 ED78 ED78	NEG RETN IM 0 IN C. (C) .C ADC HL.BC LD BC. (aa) RETI LD R.A. (D) OUT (C).D SBC HL.DE LD (C) .D BC. (ab) LD AC. (C) .E ADC HL.DE LD AC. (C) .E ADC HL.BC LD BC. (ab) LD AC. (C) .E ADC HL.BC LD AC. (C
---	--	--	--

0

000 001 010 011 100

NUL

SI

1111

US

SOH DC1

MSD LSD

0000

0010 STX DC2

ADD XY,BC	ľ
	ľ
	ľ
LD (aa),XY	ľ
	ľ
	ľ
LD XY, (aa)	ľ
DEC XY	ŀ
INC (XY+d)	ŀ
DEC (XY+d)	ŀ
	ŀ
	ŀ
	ŀ
	ŀ
	ŀ
	ŀ
	١
	l,
	ı
	l
	l
	l
	l
	ľ
	ľ
	ľ
	ľ
	ľ
	ľ
	ľ
	I
AND (XY+d)	I
XOR (XY+d)	I
OR (XY+d)	I
	ADD XY, DE LD XY, as LD (as), XY INC (XY) ND XY, (as) DEC XY INC (XY+d) DEC (XY+d) DEC (XY+d) LD (XY+d), n ADD XY, SP LD B, (XY+d) LD (XY+d) LD (XY+d) LD (XY+d) LD ADD A, (XY+d) SUB (XY+d) SUB (XY+d) SUB (XY+d) AND (XY+d)

%%BEd	CP (XY+d)
for DD	ns DD or FD and XY means IX XY means IY

Powers of Two

131,072 262,144 524,288 1,048,576 2,097,152 4,194,304 8,388,608 16,777,216

101

P

Q

R

(a)

1 A

2 В 110 111

a q

b r

p

DEL

%%CBd06	RLC (XY+d)
%%CBd0E	RRC (XY+d)
%%CBd16	RL (XY+d)
%%CBd1E	RR (XY+d)
%%CBd26	SLA (XY+d)
%%CBd2E	SRA (XY+d)
%%CBd3E	SRL (XY+d)
%%CBd46	BIT 0,(XY+d)
%%CBd4E	BIT 1,(XY+d)
%%CBd56	BIT 2,(XY+d)
%%CBd5E	BIT 3,(XY+d)
%%CBd66	BIT 4,(XY+d)
%%CBd6E	BIT 5.(XY+d)
%%CBd76	BIT 6,(XY+d)
%%CBd7E	BIT 7,(XY+d)
%%CBd86	RES 0.(XY+d)
%%CBd8E	RES 1,(XY+d)
%%CBd96	RES 2.(XY+d)
%%CBd9E	RES 3.(XY+d)
%%CBdA6	RES 4,(XY+d)
%%CBdAE	RES 5,(XY+d)
%%CBdB6	RES 6.(XY+d)
%%CBdBE	RES 7.(XY+d)
%%CBdC6	SET 0,(XY+d)
%%CBdCE	SET 1,(XY+d)
%%CBdD6	SET 2,(XY+d)
%%CBdDE	SET 3,(XY+d)
%%CBdE6	SET 4.(XY+d)
%%CBdEE	SET 5,(XY+d)
%%CBdF6	SET 6,(XY+d)
%%CBdFE	SET 7.(XY+d)

(11.04)	%
or FD and means IX	1%
means IX	9%
means IV	0/

512

1 024 1,024 2,048 4,096 8,192 16,384 32,768 65,536

%%CBdDE %%CBd3E %%CBd4E %%CBd4E %%CBd5E %%CBd5E %%CBd5E %%CBd5E %%CBd5E %%CBd76 %%CBd76 %%CBd78 %%CBd78 %%CBd86 %%%CBd86 %%%CBd86 %%%CBd86 %%%CBd86 %%%CBd86 %%% %%% %% %%% %%% %%% %%% %%% %% %%% %%	SRL (XY+d) BIT 0,(XY+d) BIT 1,(XY+d) BIT 1,(XY+d) BIT 1,(XY+d) BIT 2,(XY+d) BIT 3,(XY+d) BIT 3,(XY+d) BIT 4,(XY+d) BIT 4,(XY+d) BIT 5,(XY+d) BIT 6,(XY+d) RES 1,(XY+d) RES 1,(XY+d) RES 2,(XY+d) RES 2,(XY+d) RES 2,(XY+d) RES 3,(XY+d) RES 3,(XY+d) RES 4,(XY+d) RES 7,(XY+d) RES 7,(XY+d) SET 1,(XY+d) SET 1,(XY+d) SET 5,(XY+d) SET 6,(XY+d) SET 6,(XY+d) SET 6,(XY+d) SET 6,(XY+d) SET 6,(XY+d) SET 7,(XY+d) SET 6,(XY+d) SET 6,(XY+d) SET 6,(XY+d) SET 7,(XY+d)
%%E1	POP XY

6%E1	POP XY
6%E3	EX (SP),XY
6%E5	PUSH XY
6%E9	JP (XY)
6%F9	LD SP,XY

Unsigned Comparisons

example: CP B

A < B	JP C,YES
A ≤ B	JP C.YES
4 5	JP Z,YES
A = B	JP Z YES
AFB	JP INZ, TES
A > B	JB C3 (1)
	JP NZ YES

YES represents label for code to be executed if condition is true. Internally, A-B is computed to determine flags as for SUB B

1 Requires both instructions.

A11	1	40	A10
A12	2	39 38	A9
A13	3	38	A8
A14	4	37	A7
A15	5	36	A6
Ø	6	35	A5
D4	7 8	34	A4
D3	8	33	A3
D5 D6	95	32	Δ2
D6	10 9	31	A2 A1
+5V	11.5	30	A0
D2	12	29	GND
D7	13	28	RESH
D0	14	27	M1
D1	15	26	RESET
INT	16	25	BUSRO
NMI	17	24	WAIT
HALT	18	23	BUSAK
MREO	19	22	WR
IORO	20	21	RD
		-	

small=8 Bit

MSB

2 3 4 5 6 7 8 9 A В C D E

ISIZI-IHI-IPVINIC	5
SZ-H-P/VNC	

Status Flags

LSB

P/V = 1 = Parity even for logic op or oVerflow for arithmetic op 1 when last op was

subtract (0 for add) C = Carry (CY)

Interrupts and Reset

Falling edge sensitive NMI does a RST 66H regardless of IFF1, 2 (Interrupt Flip Flop).
If interrupts are enabled (IFF1=1), low level sensitive INT depends on mode: MODE 0: Interrupting device puts instruction on bus (e.g.
RST or CALL). Takes 2 extra time states. MODE 1: Does a RST 38H (Z13). MODE 2: Location pointed to by 15 87 10 [1 1
is put on data bus by interrupting device (Z19).
IFF1 and IFF2 are both cleared by INT or DI. Both are set by EI NIMI clears IFF1. RETN loads IFF1 from IFF2. LD A,I and LD A,R set P/V flag to IFF2. Reset sets PC=0, IFF1=IFF2=0, I=0, R=0, MODE =0.

main alternate special A F A F R В C B' C' INDEX IX D E D' E' INDEX IY HL H' L' STCK PTR SP

large=16 bit PGRM CTR PC

Registers

A=Accumulator F=Flags I= Interrupt vector

When AF,BC,DE,HL used as pairs A,B,D,H are high order.

General Instruction Description

12 13 14 15

0

1

6

8

9

A

В C

D

E

95 5

Hex and Decimal Conversion

23 24

39 40

112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127

144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159

176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191

192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207

208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223

224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255

129 130 131 132 133 134 135 136 137 138 139 140 141 142 143

161 162 163 164 165 166 167 168 169 170 171 172 173 174 175

70 71 72 73 74 75 76 77 78 79 4

8

5 6 7 8

5 6

21 22 9 A В C D E F

9 10 11

25

41

101 102 103 104 105 106 107 108 109

26 27 28 29 30 31

42 43 44 45 46 47 2

(except shifts)
Add y+CY to x.
Add y to x.
AND x to A
Test bit b of x.
If condition c is true call subroutine at x.
Call subroutine at x (push PC and jump to x).
Complement carry flag.
Compare A with x (see "Unsigned Comparisons")
Compare A with (HL); DEC HL; DEC BC.
Like CPD, but repeat until A=(HL) or BC=0.
Compare A with (HL); INC HL, DEC BC.
Like CPI, but repeat until A=(HL) or BC=0.
Complement A (1's comp.).
Decimal adjust A (after add or sub of BCD data).
Decrement x by 1.
Disable interrupts.
Decrement B; jump relative by d if B not zero.
Enable interrupts after next instruction.
Exchange x with y.
Exchange BC, DE, HL with BC', DE', HL
Halt (wait for interrupt or reset).
Set interrupt mode to x.
Input port n into A (6).
Input port (C) into r (7).
Increment x by 1.
Load (HL) from port (C); DEC B; DEC HL; (7).
Like IND, but repeat until B=0 (7).
Load (HL) from port (C); DEC B. INC HL; (7).
Like INI, but repeat until B=0 (7).
If condition c is true jump to location x.
Jump to location x.
If condition c is true jump relative by d. Jump relative by d.
Jump relative by d.

Jump relative by d.

Load x with y (move y to x).

Load x with y (move y to x).

Load (DE) with (HL), DEC DE, DEC HL, DEC BC.

Like LDD, but repeat until BC=0.

Load (DE) with (HL), INC DE; INC HL, DEC BC.

Like LDI, but repeat until BC=0.

No operation.

OR x to A.

Like OUTD, but repeat until B=0 (7).

Like OUTD, but repeat until B=0 (7).

Output fo port (C) (7).

Output A to port (C) (7).

Output (HL) to port (C), DEC B, INC HL, (7).

Output (HL) to port (C), DEC B, INC HL, (7).

Pop x from top of stack updating SP.

Pleset bit b of x (to 0).

Return from subroutine (pop PC).

Return from subroutine (pop PC) If condition c is true return from subroutine

If condition c is true return from su Return from interrupt. Return from NMI (see "Interrupts"). Call subroutine at x (1 byte inst). Subtract y+CY from x. Set carry flag (to 1). Set bit b of x (to 1). Subtract x from A. XOR x to A.

1	3	0011	ETX	DC3	#	3	С	S	С	S	
	4	0100	EOT	DC4	\$	4	D	Т	d	t	
	5	0101	ENQ	NAK	%	5	Е	U	е	u	
	6	0110	ACK	SYN	&	6	F	.V	f	v	
	7	0111	BEL	ETB		7	G	W	g	w	
	8	1000	BS	CAN	(8	Н	Х	h	х	
	9	1001	нт	EM)	9	1	Υ	i	у	l
	Α	1010	LF	SUB	•	:	J	Z	j	z	
	В	1011	VT	ESC	+	;	K	[k	1	
	С	1100	FF	FS	,	<	L	1	-	ì	
	D	1101	CR	GS	-	=	М]	m	}	
	Ε	1110	so	RS		>	N	1	n	~	

? 0

ASCII Character Set

2 3 4 5 6

DLE SP 0 HACKENSACK, NJ

A,— HL,BC HL,DE HL,HL HL,SP

A,— HL,BC HL,DE HL,HL HL,SP IX,BC IX,IX IX,SP IY,BC IY,DE IY,IY IY,SP

aa C,aa M,aa NC,aa NZ,aa P,aa PE,aa PO,aa Z,aa

(HL) (IX+d) (IY+d)

ABBCDDEHHXY

SF

d

(SP) ,HL (SP) ,IX (SP) ,IY AF,AF'

(HL (IX) (IY)

aa C.aa M,aa NC,aa NZ,aa P,aa PE,aa PO,aa Z,aa C,d

d NC,d NZ,d Z,d (BC),A (DE),A (HL),B (HL),C (HL),E (HL),H (HL),L (HL),L (HL),L (HL),L (IX+d),B

ACCOCODEDEDEDEDEDEDEDEDEDEDEDES LALLILLILLI LICENTES DE RELACIONO DE DESENDADO DE DE DESENDADO D

TABLE ED4A
ED5A
ED7A
TABLE ED4A
ED5A
ED7A
TABLE ET7A
TAB

Example of reading instruction set tables: ADC A,A... ADC A, - entry says to see table; table shows opcode 8F. 4 states; and flag code 'A' which is defined under 'Flag Codes'. ADC HL.BC ... 2 byte opcode is ED.4A, flag code is H; takes 15 states. CALL C, address ... opcode is DC followed by 2 byte address; flag code is Z; states are described by note 5. Instruction Set

(IX+d), C (IX+d), E (IX+d), E (IX+d), H (IX+d), A (IY+d), A (IY+d), A (IY+d), C (IY+d), E (IY+d), E (IY+d), E (IY+d), B (IX+d), B (IX+d)

A,I A,R A,— BC.(aa) BC,aa C,— DE,(aa) DE,aa

HL.(aa) HL.aa I,A IX.(aa) IX.aa IY.(aa) IY.aa L.— R.A SP.(aa) SP.HL SP.IX SP.IX SP.IX

(C).A (C).B (C).C (C).E (C).E (C).H (C).L

AF BC DE HIX IY AF BC BHIX IY

C M NC NZ P PE PO Z

DD71d DD72d DD73d DD73d DD75d DD75d DD36dn FD77d FD70d FD71d FD73d FD73d FD73d FD33a ED43aa ED43aa ED43aa ED43aa ED43aa ED43aa ED43aa ED43aa ED43aa ED53aa ED73aa OA 1A 3Aaa ED57 TABLE ED4Baa O1aa TABLE ED4Baa

11aa TABLE TABLE

2Aaa 21aa ED47 DD2Aaa DD21aa FD21aa FD21aa FD2Bae F9 DDF9 FDF9 31aa EDA8 EDA0 EDB0 EDB0 EDB0 EDB0 ED44

ED6F TABLE

TABLE

ED67 C7 CF D7 DF E7 FF TABLE ED42 ED52 ED62 ED72

37 TABLE TABLE TABLE TABLE TABLE TABLE

00H 08H 10H 18H 20H 28H 30H 38H A.— HL.BC HL.DE HL.HL HL,SP

A H15 H15 H15 H15

MICROPROCESSOR INSTANT REFERENCE CARD

MICRO CHART

> ON HOT SURFACE DO NOT PLACE

> > All rights Copyrighted and published 07602. Dealer, school, welcome. End user comme d by cat Micro Logic Corp, POB 1 talogue, club, premium, invited. Printed in U.S.A. y 174, and C. World , Hacken insack, inquir oyrighte

AUTHOR

WHILE PREPARED WITH EXTREME CARE.
THERE ARE NO WARRANTIES EXPRESS
OR MIPLIED AS TO MERCHANTABILITY
OR FITNESS FOR PURPOSE.

JAMES D. LEWIS

	Α	В	С	D	E	Н	L	(HL)	(IX+d)	(IY+d)	
BIT 0,	CB,47	CB,40	CB,41	CB,42	CB,43	CB,44		CB,46		FD,CB,d,46	
BIT 1, BIT 2,	CB,4F CB,57	CB,48 CB,50	CB,49 CB,51	CB,4A CB,52	CB,4B CB,53	CB,4C CB,54	CB,4D CB,55	CB,4E CB,56	DD,CB,d,4E DD,CB,d,56		
BIT 3,	CB,5F	CB,58	CB,59	CB,5A	CB,5B		CB,5D			FD,CB,d,5E	
BIT 4,	CB,67	CB,60	CB,61	CB,62	CB,63	CB,64	CB,65	CB,66		FD,CB,d,66	
BIT 5, BIT 6,	CB,6F CB,77	CB,68 CB,70	CB,69 CB,71	CB,6A CB,72	CB,6B CB,73	CB,6C CB,74	CB,6D CB,75	CB,6E CB,76		FD,CB,d,6E FD,CB,d,76	
BIT 7,	CB,7F	CB,78	CB,79						DD,CB.d.7E		
	STATE	S:		8				12	2	20]
	Α	В	С	D	E	н	L	(HL)	(IX+d)	(IY+d)	
RES 0,	CB,87	CB,80	CB,81	CB,82	CB,83	CB,84	CB,85	CB,86	DD,CB,d,86	FD,CB,d,86	Z
RES 1,	CB,8F	CB,88	CB,89	CB,8A	CB,8B	CB,8C	CB,8D	CB,8E	DD,CB,d,8E	FD,CB,d,8E	Z
RES 2, RES 3,	CB,97 CB,9F	CB,90 CB,98	CB,91 CB,99	CB,92 CB,9A	CB,93 CB,9B	CB,94 CB,9C	CB,95 CB,9D	CB,96 CB,9E	DD,CB,d,96 DD,CB,d,9E	FD.CB.d.9E	Z
RES 4,	CB,A7	CB,A0	CB,A1	CB,A2	CB,A3	CB,A4	CB,A5	CB,A6	DD,CB,d,A6	FD,CB,d,A6	1z
RES 5,	CB,AF	CB,A8	CB,A9	CB,AA			CB,AD		DD.CB.d.AE		Z
RES 6, RES 7,	CB,B7 CB,BF	CB,B0 CB,B8	CB,B1 CB,B9	CB,B2 CB,BA	CB,B3 CB,BB	CB,B4 CB,BC	CB,B5 CB,BD	CB,B6 CB,BE	DD.CB.d.BE	FD,CB,d,B6 FD,CB,d,BE	Z
SET 0.	CB.C7	CB.C0	CB,C1	CB,C2	CB.C3	CB.C4		CB.C6		FD,CB,d,C6	1z
SET 1,	CB,CF	CB,C8	CB,C9	CB,CA			CB,CD				Z
SET 2, SET 3,	CB,D7 CB,DF	CB,D0 CB,D8	CB,D1 CB,D9	CB,D2 CB,DA	CB,D3 CB,DB	CB,D4 CB,DC		CB,D6 CB,DE	DD,CB,d,D6	FD,CB,d,D6 FD,CB,d,DE	Z
SET 4.	CB,E7	CB,E0	CB,E1	CB,E2	CB,E3	CB,E4	CB,E5	CB.E6		FD,CB,d,E6	1z
SET 5,	CB,EF	CB,E8	CB,E9	CB,EA	CB,EB	CB,EC		CB,EE		FD,CB,d,EE	Z
SET 6, SET 7.		CB,F0 CB,F8	CB,F1 CB,F9	CB,F2	CB,F3 CB,FB	CB,F4 CB,FC	CB,F5 CB,FD	CB,F6 CB,FE	DD,CB,d,F6	FD,CB,d,F6 FD,CB,d,FE	Z
SET 7.	STATE		00,10	8	OD,i D	00,10	01,00	15	Programme Action Control of the Cont	23	1-
100											,
	A(8)	В	С	D	E	Н	L	(HL)	(IX+d)	(IY+d)	_
RLC	CB,07	CB,00	CB,01	CB,02	CB,03	CB,04	CB,05	CB,06	DD,CB,d,06	FD,CB,d,06	K
RRC RL	CB,0F CB,17	CB,08 CB,10	CB,09 CB,11	CB,0A CB,12	CB,0B CB,13	CB,0C CB,14	CB,0D CB,15	CB,0E CB,16	DD,CB,d,0E DD,CB,d,16	FD,CB,d,0E FD,CB,d,16	K
RR	CB,1F	CB,18	CB,19	CB,1A	CB,1B	CB,1C	CB,1D	CB,1E	DD,CB,d,1E	FD,CB,d,1E	ĸ
SLA	CB,27	CB,20	CB,21	CB,22	CB,23	CB,24	CB,25	CB,26	DD,CB,d,26	FD,CB,d,26	1K
SRA SRL	CB,2F CB,3F	CB,28 CB,38	CB,29 CB,39	CB,2A CB,3A	CB,2B CB,3B	CB,2C CB,3C	CB,2D CB,3D	CB,2E CB,3E	DD,CB,d,2E DD,CB,d,3E	FD,CB,d,2E FD,CB,d,3E	K
SHL	00,0	00,00	00,00	OD, 3A	00,00	00,00	00,00	CB,SL	I JUNIOU, U, OL	, D,OD,O,OE	₹'`

Flag Codes

STATES

ADC 8F 88 80

ADD

AND CP

OR

SBC

SUB

XOR

LD A, LD B, LD C,

LD D 57

LD E.

LD H,

LD L.

C		PV	S	N	Н	
A B C D E F G H I J K L M C C C R S T U V W X Y Z	ZZZZZ=ZZZ=ZZZ=ZZZ=ZZZ=ZZZ=ZZZZ=ZZZZ=ZZZZ	>>PP>> = PPP = = UUFOFFUP =	SSSSSS SS SSS UUUUSSUS	010001000 = 1011001000 =	HI10HHUUU000H10UU00U01U	(1) (2) (3) (4) (5)

- Footnote Half carry
- Add/Sub Parity*
- Sign
- S: U: Undefined
- oVerflow* Zero'
- not affected
- Indicated flag affected by

(1)Z=1 iff B becomes 0
(2)PV=0 iff BC
becomes 0
(3)PV=0 iff BC
becomes 0 and
Z=1 iff A=(HL) (4)PV=IFF2

(5)Z=bit

Rotates and Shifts

В C D Ε Н

A0 B8 A1 B9

98

90

78 79

58 59

60 61

68 69

B7 B0 B1

9F 97

AF **A8** A9 AA AB


47

89 81 8A 82 A2 BA

99 91

41 49 40 48

51 52 53



Notes

- 21 except 16 at termination 13 except 8 at termination 12 for success; 7 for failure 11 for success; 5 for failure 17 for success; 10 for failure
- A to A15..A8 and n to A7..A0 B to A15..A8 and C to A7..A0 See faster version of 'Rotate A' instructions

Addressing

(IX+d)

DD,8E,d DD,86,d

DD,BE,d

DD,B6,d

DD.9E.d

DD,96,d

DD,AE,d

DD,7E,d

DD.46.d

DD,4E,d

DD,56,d

DD,5E,d

DD,6E,d

(IY+d)

FD.8E.d

FD.86,d

FD BE d

FD,B6,d

FD.9E.d

FD,96,d

FD, AE, d

FD,7E,d

FD.46.d

FD.4E.d

FD,56,d

FD,5E,d

FD,66,d

FD,6E,d 19

ACB

DBBD

ZZZZ

ZZZ

15

8B 83 A3 BB 8C 84 A4 BC 8D 85 A5 BD

B3 9B 93 B4 9C 94

B2 9A

92

7A 42 4A 7B 43 4B 7C 44 4C 54 7D 45 4D

5A 62 5B 5C 63 64 (HL) n

8E 86 CE,n C6,n

A6 BE

9E 96 DE.n

7E

46 4E

6E 2E,n

B5 B6 F6,n

9D 95

AD AE

55

5D 5E 1E,n

65 66

AC

6A 6B 6C 6D

FE,n

3E,n

06.n

0E.n

16,n

n	n is immediate 8-bit data.
aa	aa is immediate 16-bit data or
	address to CALL/to JP to.
(aa)	aa is address of data.
(rr)	16-bit reg rr holds address of data
1	or address to CALL or to JP to.
(n)	n is port number.
(r)	8-bit reg r holds port number.
(IX+d)	IX+d is address of data (d is a 1
, ,	byte signed displacement).
d	In relative jumping, address to
	jump to is d + address of next
	instruction (d is signed).
Eul	2 byte addresses in code, stack,
	data areas are stored low byte
	owed by high byte. Thus JP 1234H
	C3,34,12.
13. (JU, UT, 12.

Intentionally Blank

SP points to <u>used</u> byte at top of stack PUSH <u>decrements</u> SP by 2.

