A,--HL,BC HL,DE HL,HL HL,SP

A.— HL.BC HL.DE HL.HL HL.SP IX.BC IX.IX IX.SP IY.BC IY.DE IY.IY IY.SP

aa C,aa M,aa NC,aa NZ,aa P,aa PE,aa PO,aa Z,aa

(HL) (IX+d) (IY+d)

BCDDEHHXY

ŠP

d

(SP) ,HL (SP) ,IX (SP) ,IY AF,AF' DE,HL

A.(C) A.(n) B.(C)(C) D.(C) E.(C) H.(C) H.(X) H.(

A B B C D D E H H X Y

SP

aa C.aa M,aa NC,aa NZ,aa

Paa PEaa POaa

Z,aa C,d

Z,d (BC),A (DE),A

(HL),A (HL).B

(HL),B (HL),D (HL),E (HL),H (HL),r (HL),r (HL)+d (HX+d)

CALL CALL CALL CALL CALL CALL CCF

CPD CPDR CPI CPIR CPL DAA DEC DEC DEC DEC

DEC DEC DEC DEC DEC DEC DEC DEC DEC

Ξ

C

Instruction Set

H15 H15 H15 H15

A G11 G11 G15 G15 G15 G15 G15 G15 G15 C V Z2(5) Z(5)

(IX+d),C (IX+d),D (IX+d),E (IX+d),H (IX+d),L (IX+d),n (IY+d),D (IY+d),D (IY+d),D (IY+d),D (IY+d),D (IY+d),D (IX+d),D (IX

(aa) SH A,(BC) A,(DE) A,(aa) A,I A,R

BC,(aa) BC,aa C.—

D.— DE.(aa) DE.aa

HL.(aa) HL,aa

III.,aa IX.,(aa) IX.,aa IY.,(aa) IY.,aa

L,— R.A

SP.(aa) SP.HL SP.IX SP.IY SP.aa

(C),A (C),B,C,D,E,H,C,O,C,C,C,E,H,L,A (C),C,C,C,C,C,C,A

AFCELLX YAFCELLX Y

CMNCZ PEOZ

00H 08H 10H 18H 20H 28H 30H 38H A,---HLBC HLDE HLHL HLSP

ĹĎIR NEG NOP OR OTDR

0

RES

RETERMENT TO THE PROPERTY OF T

R

S

Z Z20 Z10 Z

Z20 Z10 Z Z

Z16 Z10 Z9 Z20 Z14 Z20 Z14 Z Z9 Z20 Z6 Z10 Z10 Z10 R16

S(1) R16

S(1) B8 Z4

D Q(1) Q(1) Z12 Z12 Z12 Z12 Z12 Z12 Z12 Z11 Z10 Z10 Z10 Z10 Z14 Z14 Z11

)4 L18 K

Ĵ4

J4 L18 Z11 Z11 Z11 Z11 Z11 Z11 Z11 Z11 B

MICROPROCESSOR INSTANT REFERENCE CARD

MICRO CHART


> 9 DO NOT PLACE ON HOT SURFACE SURFACE

> > Copyri 07602. <u>≥ §</u> Micro Logic Corp, POB ologue, club, premium, invited. Printed in U.S.A. 174, and . Wor l, Hackensack, I nd OEM inquiri World copyrighte

WHILE PREPARED WITH EXTREME CARE.
THERE ARE NO WARRANTIES EXPRESS
OR IMPLIED AS TO MERCHANTABILITY
OR FITNESS FOR PURPOSE.

AUTHOR: JAMES D. LEWIS

MI0033893817



Flag Codes

not affected Indicated flag affected by

(1)Z=1 iff B becomes 0 (2)PV=0 iff BC (3)PV=0 iff BC becomes 0 and Z=1 iff A=(HL) (4)PV=IFF2 (5)Z=bit

STATES: **Rotates and Shifts**

ADC A, 8F 88 80 89 81

AND

CP

OR

SBC

SUB

XOR

LD A, LD B, LD C,

LD D 57

LD E.

LD H, LD L, 67 60 61

l87

В7 B0 B1

AF **A8** Α9

A0 B8

98

78 79

58 59

68 69

99

91

41 40

	MSB LSB
RL x	CY A or x
RLC x	CY A or x
RR x	A or x
RRC x	CY +A or x
SLA x	CY × +0
SRA x	
SRL x	CY OF X
RLD 7 4	7 4 3 0 (HL)
RRD	7 4 3 0 (HL)

Notes

(1) 21 except 16 at termination 21 except 16 at termination 13 except 8 at termination 12 for success; 7 for failure 11 for success; 5 for failure 17 for success; 10 for failure 4 to A15..A8 and n to A7..A0 B to A15..A8 and C to A7..A0 See faster version of

'Rotate A' instructions

Addressing

8A 8B 8C 8D 8E CE,n 82 83 84 85 86 C6,n

B2 B3 B4 B5 B6 F6,n 9A 9B 9C 9D 9E DE,n 92 93 94 95 96 D6,n

A1 A2 A3 A4 A5 A6 E6,n B9 BA BB BC BD BE FE.n

AA AB AC AD

48 49 4A 4B 4C 4D 50 51 52 53 54 55

4

7A 7B 7C 7D 7E 42 43 44 45 46 4A 4B 4C 4D 4E

5A 5B 5C 5D 5E 62 63 64 65 66 6A 6B 6C 6D 6E

n is immediate 8-bit data aa is immediate 16-bit data or address to CALL/to JP to aa is address of data. aa (aa) aa is address of data.

16-bit reg pr holds address of data or address to CALL or to JP to.

n is port number.

8-bit reg r holds port number.

1X+d is address of data (d is a 1 byte signed displacement).

In relative jumping, address to jump to is d + address of next instruction (d is singed). (lX+d) instruction (d is signed)

DD.8E.d

DD.86.d

DD.BE.d

DD.B6.d

DD.9E.d

DD.AE.d

DD,7E,d

DD 46.d

DD,4E,d

DD.56.d

DD,5E,d

DD 66.d

DD.6E.d

DÉ.n

3E,n

06.n

0E,n

1E,n

26,n 2E,n

ΑE EE.n

56 16.n FD,8E,d FD,86,d

FD.BE.d

FD.B6.d

FD.9E.d

FD.AE.d

FD,7E,d

FD.46.d

FD.56.d

FD,5E,d

FD.66.d

FD.6E.d

19

A C B

D B

B

Z Z Z Z

Z Z Z

Full 2 byte addresses in code, stack, and data areas are stored low byte followed by high byte. Thus JP 1234H is: C3,34,12.

SP points to <u>used</u> byte at top of stack PUSH <u>decrements</u> SP by 2.

Intentionally Blank

MICROPROCESSOR INSTANT REFERENCE CARD

MICRO CHART

F

15

0

4

5

6

8

В

C

D

Ε

LSD ⇒

Single-Byte-Opcode to Instruction Conversion

	0	1	2	3	4	5	6	7	8	9	A	В	C	<u>D</u>	<u> </u>	<u>-</u>	
0 1 2 3	NOP DJNZ n JR NZ,n JR NC,n	LD DE,nn LD HL,nn	LD (BC).A LD (DE).A LD (nn).HL LD (nn).A	INC DE	INC B INC D INC H INC (HL)	DEC B DEC D DEC H DEC (HL)	LD B,n LD D,n LD H,n LD (HL),n	RLCA RLA DAA SCF	EX AF,AF' JR n JR Z,n JR C,n	ADD HL,BC ADD HL,DE ADD HL,HL ADD HL,SP	LD A (DE) LD HL (nn) LD A (nn)	DEC DE DEC HL DEC SP	INC C INC E INC L INC A	DEC C DEC E DEC L DEC A	LD C,n LD E,n LD L,n LD A,n	RRCA RRA CPL CCF	0 1 2 3
4 5 6 7	LD B.B LD D.B LD H.B	LD B.C LD D.C LD H.C	LD B,D LD D,D LD H,D LD (HL),D	LD B,E LD D,E LD H,E LD (HL),E	LD B,H LD D,H LD H,H LD (HL),H	LD B,L LD D,L LD H,L LD (HL),L	LD B,(HL) LD D,(HL) LD H,(HL) HALT	LD B,A LD D,A LD H,A LD (HL),A		LD C,C LD E,C LD L,C LD A,C	LD C.D LD E.D LD L.D LD A.D	LD C,E LD E,E LD L,E LD A,E	LD C.H LD E.H LD L.H LD A.H	LD C,L LD E,L LD L,L LD A,L	LD C.(HL) LD E.(HL) LD L.(HL) LD A.(HL)	LD C,A LD E,A LD L,A LD A,A	4 5 6 7
9	ADD A.B SUB B AND B OR B			ADD A.E SUB E AND E OR E	ADD A.H SUB H AND H OR H	ADD A,L SUB L AND L OR L	ADD A.(HL) SUB (HL) AND (HL) OR (HL)	ADD A,A SUB A AND A OR A	ADC A,B SBC A,B XOR B CP B	ADC A.C SBC A.C XOR C CP C	ADC A,D SBC A,D XOR D CP D	SBC A.E XOR E CP E	ADC A,H SBC A,H XOR H CP H	ADC A,L SBC A,L XOR L CP L	ADC A,(HL) SBC A,(HL) XOR (HL) CP (HL)	ADC A,A SBC A,A XOR A CP A	9 A B
CDE	RET NZ RET NC RET PO	POP BC POP DE POP HL POP AF	JP NZ,nn JP NC,nn JP PO,nn JP P,nn	JP nn OUT (n), A EX (SP), HL DI	CALL NZ,nn CALL NC,nn CALL PO,nn CALL P,nn	PUSH DE	SUB n AND n	RST 00H RST 10H RST 20H RST 30H	RET Z RET C RET PE RET M	RET EXX JP (HL) LD SP,HL	JP Z,nn JP C,nn JP PE,nn JP M,nn	IN A,(n)		CALL nn table table table	ADC A.n SBC A.n XOR n CP n	RST 08H RST 18H RST 28H RST 38H	Đ
	Ō	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F	

LSD --

1

49 50 51 52 53 54

2 3

2

MSB

Status Flags

S Z - H - P/V N C

Z = 1 when result is Zero H = Half carry from bit 3 P/V = 1 = Parity even for

N = 1 when last op was

subtract (0 for add) C = Carry (CY)

Interrupts and Reset

Falling edge sensitive NMI does a RST 66H regardless of IFF1, 2 (Interrupt Flip Flop).

If interrupts are enabled (IFF1=1), low level sensitive INT depends on

mode: MODE 0: Interrupting device puts

logic op or oVerflow for

S = Sign (MSB) of result

arithmetic op

0

0 1 2 3

16 17 18 19

48

O

1

2 32 33 34

3

4 64 65 66 67

5 80 81 82 83 84 85

6 96 97 98 99

7

8

9

В

С

D

Ε

le to Instruction Conversion

	Mul	ti-Byte	e-Opcod
CB00 CB01 CB02 CB02 CB02 CB03 CB03 CB04 CB05 CB06 CB07 CB06 CB07 CB06 CB07 CB06 CB07 CB06 CB07 CB07 CB07 CB07 CB07 CB07 CB07 CB07	RECOUNT (HA B C DE H L (HA B C DE H	ED40 ED41 ED42 ED42a ED44 ED45 ED46 ED46 ED47 ED48 ED49 ED4A ED48 ED50 ED51 ED53 ED56 ED55 ED55 ED55 ED58 ED58 ED58 ED58 ED58	IN D. C.

0

000 001 010 011

SOH DC1

0101 ENQ NAK

BS

HT FM

LF

SI

DC2

DC3 # 3 С

DC4 \$ 4 D

SYN & 6 F ٧

ETB

CAN

SUB

ESC

FS

RS

US

0010 STX

0011 ETX

0100 EOT

0110 ACK

0111 BEL

1000

1001

1010

1011 VT

1100 FF

1101 CR GS

1110 so

1111

MSD

0000 NUL DLE SP 0 @

0001

LSD

0

1

2

3

4

5

6

7

8

9

В

C

D

Ε

ASCII Character Set

2 3 4

% 5 Ε U е u

%% 09	ADD XY,BC
%% 19	ADD XY,DE
%%21aa	LD XY,aa
%%22aa	
%%23	INC XY
%%29	ADD XY,XY
%%2Aaa	LD XY,(aa)
%%2B	DEC XY
%%34d	INC (XY+d)
%%35d	DEC (XY+d)
%%36d n	LD (XY+d),n
%%39	ADD XY SP
%%46d	LD B.(XY+d)
%%4Ed	LD C,(XY+d)
%%56d	LD D,(XY+d)
%%5Ed	LD E.(XY+d)
%%66d	LD H,(XY+d)
%%6Ed	LD L.(XY+d)
%%70d	LD (XY+d).B
%%71d	LD (XY+d),C
%%72d	LD (XY+d),D
%%73d	LD (XY+d),E
%%74d	LD (XY+d),H
%%75d	LD (XY+d),L
%%77d	LD (XY+d),A
%%7Ed	LD A,(XY+d)
%%86d	ADD A.(XY+d)
%%8Ed	ADC A.(XY+d)
%%96d	SUB (XY+d)
%%9E d	SBC A (XY+d)
%%A6d	AND (XY+d)
%%AEd	XOR (XY+d)
%%B6d	OR (XY+d)
%%BEd	CP (XY+d)

6%A6d 6%AEd 6%B6d 6%BEd	AND (XY+d) XOR (XY+d) OR (XY+d) CP (XY+d)	
for DD	is DD or FD and XY means IX XY means IY	

Powers of Two

128 256

5 6

ρ

S

C

d

í

ĺ

١

0

100 101 110

1 Α Q а q

2 В R b

7 G W g w

8 н X h х

9

< 1

= М] m }

> Ν 1 n

? 0

J Ζ

ĸ

512 1,024 2,048 4,096 8,192 16,384

111

p

s

z

DEL

small=8 Bit

9 512 10 1,024 11 2,048 12 4,096 13 8,192 14 16,384 15 32,768 16 65,536

131.072

262.144 524.288 1.048.576 2.097.152 4.194.304 8.388.608 16,777,216

BIT 7,(XY+a) RES 0,(XY+d) RES 1,(XY+d) RES 2,(XY+d) RES 3,(XY+d) RES 6,(XY+d) RES 7,(XY+d) RES 7,(XY+d) SET 1,(XY+d) SET 1,(XY+d) SET 2,(XY+d) SET 5,(XY+d) SET 5,(XY+d) SET 5,(XY+d) SET 7,(XY+d) %%CBd8E %%CBd9E %%CBdAE %%CBdAE %%CBdBE %%CBdE %%CBdC6 %%CBdDE %%CBdDE %%CBdDE %%CBdE8 6%CBdF6 %%E1 %%E3 %%E5 %%E9 %%F9 POP XY EX (SP) XY PUSH XY JP (XY) LD SP,XY

RLC (XY+d) RRC (XY+d) RL (XY+d) RR (XY+d)

RR (XY+d)
SLA (XY+d)
SRA (XY+d)
SRL (XY+d)
BIT 0.(XY+d)
BIT 1.(XY+d)
BIT 3.(XY+d)
BIT 3.(XY+d)
BIT 5.(XY+d)
BIT 6.(XY+d)
BIT 7.(XY+d)
BIT 7.(XY+d)
BIT 7.(XY+d)
BIT 7.(XY+d)

%%CBd06 %%CBd0E %%CBd16 %%CBd1E %%CBd26 %%CBd2E

%%CBd2E %%CBd3E %%CBd46 %%CBd56 %%CBd56 %%CBd5E %%CBd6E %%CBd76 %%CBd76

%%CBd7E

%CBd86

%%CBd8E

Unsigned

Comparisons example: CP B

	-
A < B	JP C.YES
A ≼ B	JP C.YES ① JP Z.YES
A = B	JP Z YES
A≠B	JP NZ YES
A≽B	JP NC.YES
A > B	JR C,3 (1) JP NZ YES

YES represents label for code to be executed if condition is true. Internally, A-B is computed to determine flags as for SUB B

(1) Requires both instructions

and next hold vector of service subroutine. Mr (7 bit int vector index) is put on data bus by interrupting device (219). IFF1 and IFF2 are both cleared by INT or DI. Both are set by EI NIMI clears IFF1. RETN loads IFF1 from IFF2 LD A,I and LD A,R set PV flag to IFF2. Reset sets PC=0, IFF1=IFF2=0, I=0, R=0, MODE=0. Registers

ma	in	alten	nate	special			
Α	F	A'	F'		R		
В	С	B'	C'	IND	EX IX		
D	E	D,	E'	IND	EX IY		
Н	L	H'	L'	STCK	PTR SP		

When AF,BC,DE,HL used as pairs A,B,D,H are high order. large=16 bit PGRM CTR PC

240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 В С 8 9 A

Hex and Decimal Conversion

55 56 57 58 59 60

71 72 73 74 75 76

112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127

128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143

144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159

160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191

192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207

208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223

224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239

JR c. d JR d

NEG NOP

RET

RETN RST x SBC x, y SCF SET b, x SUB x

6

86 87 88 89

5 6

LSB

20 21 22 23 24 25 26

68 69 70

35 36 37 38 39 40

8 9

8 9 10 В C D Ε

43

90 91 92 93

100 101 102 103 104 105 106 107 108 109 110 111

12 13 14

28 29 30 31

44 45 46 47 2

> 61 62 63 3

> > 78

General Instruction Description (except shifts)

D E

ADC x, y	Add y+CY to x.
ADD x. y	Add y to x.
AND x	AND x to A.
BIT b, x	Test bit b of x.
CALL c. x	If condition c is true call subroutine at x.
CALL x	Call subroutine at x (push PC and jump to x).
CCF	Complement carry flag.
CP x	Compare A with x (see "Unsigned Comparisons"
CPD	Compare A with (HL); DEC HL; DEC BC.
CPDR	Like CPD, but repeat until A=(HL) or BC=0.
CPI	Compare A with (HL); INC HL:DEC BC
CPIR	Like CPI, but repeat until A=(HL) or BC=0.
CPL	Complement A (1's comp.).
DAA	Decimal adjust A (after add or sub of BCD data).
DEC x	Decrement x by 1.
DI	Disable interrupts.
DJNZ d	Decrement B; jump relative by d if B not zero.
El	Enable interrupts after next instruction.
EX x.y	Exchange x with y.
EXX	Exchange BC, DE, HL with BC', DE', HL.
HALT	Halt (wait for interrupt or reset).
IM x	Set interrupt mode to x.
IN A. (n)	Input port n into A (6).
IN r. (C)	Input port (C) into r (7).
INC x	Increment x by 1.
IND	Load (HL) from port (C): DEC B; DEC HL; (7).
INDR	Like IND, but repeat until B=0 (7).
INI	Load (HL) from port (C); DEC B; INC HL; (7).
INIR	Like INI, but repeat until B=0 (7).
JP c. x	If condition c is true jump to location x.

If condition c is true jump relative by d. If condition c is true jump relative by d.
Jum Jump relative by d.

LD x, y LDD LDDR LDI LDIR

NOP
OR X
OTOR
OTIR
OUT (C), r
OUT (n), A
OUTD
OUTI
POP X
RES b, X
RET
RET c
RET c

Return from interrupt.

Return from NMI (see "Interrupts").

Call subroutine at x (1 byte inst).

Subtract y+CY from x.

Set carry flag (to 1).

Set bit b of x (to 1).

Subtract x from A

808 Tas,	
orith.	
02-65 C Alg guage	
3ASIC	
28C ofs, E	
RTS	
CRO CHARTS: 280, 6502-65XX, 8080 7400 TTL pinouts, BASIC Algorithms, ¹ pling Statistics, C Language.	
7400 Plin	

8048 Family, Components,

8080-8085, 80 ms, Wordstar, f

MICRO 54/7400 Sampling This card is not a promotional item. Please observe our copyright and replace any copies with plastic originals.

inc. written consent of Zilog, d in any form without wri are trademarks of Zilog, d with the required writter a shall be reproduced in an ... "Z80" and "Zilog" are tr is not associated. s (©1977) listed wi this publication shoof Micro Logic." n Micro Logic is n Mnemonics (No part of the permission of with whom

INSTANT

© 1981