

Hala Amahjour  
Diego Pérez

TEAM PROJECT

---

# COUNTER IN GRAY CODE

# GRAY CODE

- ▶ A Gray code is an encoding of numbers so that **adjacent numbers have a single digit differing by 1**. The term Gray code is often used to refer to a "reflected" code, or more specifically still, the binary reflected Gray code.
- ▶ Today, Gray codes are widely used to facilitate **error correction** in digital communications such as digital terrestrial television and some cable TV systems.



Decimal	Binary	Gray
0	0000	0000
1	0001	0001
2	0010	0011
3	0011	0010
4	0100	0110
5	0101	0111
6	0110	0101
7	0111	0100
8	1000	1100
9	1001	1101
10	1010	1111
11	1011	1110
12	1100	1010
13	1101	1011
14	1110	1001
15	1111	1000

## PROJECT GOALS

- ▶ Design a counter in Gray code using VHDL in the ISE software
- ▶ Must be a N-bits counter
- ▶ Counting Up and Down
- ▶ With a Reset signal


```
44      -- Entity output signals
45      g_out   : out std_logic_vector(16-1 downto 0)
46              );
47
48 end gray_cnt;
49
50 architecture Behavioral of gray_cnt is
51
52     constant PRESC_BIT : integer := 16; --Number of bits for the pr
53     constant c_NBIT    : integer := 9;  --Number of bits of the N-bits
54     signal s_clk_prescaler : std_logic_vector(PRESC_BIT-1 downto 0)
55     signal s_b_in : std_logic_vector(16-1 downto 0);
56
57 begin
58
59     BINCONTPRESC : entity work.bin_cnt_presc
60         generic map (
61             PRESC_BIT => PRESC_BIT          -- N_bit binary counter
62         )
63         port map (
64             clk_i => clk_i,                -- 10 kHz
65             rst_n_i => '1',                -- inactive reset
66             bin_cnt_o => s_clk_prescaler    -- output bits
67         );
68
69
70     BINCONT2 : entity work.bin_cnt_2
71         generic map (
72             N_BIT => c_NBIT                -- N_bit binary counter
73         )
74         port map (
75             b_in => s_b_in,                -- output bits
76             s_up(0) => g_s_up(0),
77             clk_i => s_clk_prescaler(PRESC_BIT-1), --CAMBIAR POR PRESC B
78             rst_n_i => rst_n_i,
79             b_out => s_b_in
80         );
81
82
83     BIN2GRAY : entity work.bin2gray
84         generic map (
85             N_BIT => c_NBIT                -- N_bit binary counter
86         )
87         port map (
88             clk_i => clk_i,
```

# HARDWARE




## VHDL MODULES

- ▶ gray\_cnt
  - ▶ bin\_cnt\_presc
  - ▶ bin\_cnt\_2
  - ▶ bin2gray
- ▶ disp\_mux
  - ▶ bin\_cnt
  - ▶ four\_to\_one
  - ▶ hex\_to\_sseg
  - ▶ one\_of\_four




SCHEMATIC



COUNTER IN GRAY CODE

---

## VIDEO DEMOSTRARON OF THE PROJECT



# RESULTS

- ▶ All required project specifications have been checked so we can close the project satisfactorily.







THANK YOU FOR  
YOUR ATTENTION

**AND PLEASE**

DON'T ASK TOO  
MUCH

