

MSPM0L111x Mixed-Signal Microcontrollers

1 Features

Core

 Arm® 32-bit Cortex®-M0+ CPU, frequency up to 32MHz

Operating characteristics

- Extended temperature: –40°C to 125°C
- Wide supply voltage range: 1.62V to 3.6V

Memories

- Up to 128KB of flash memory with ECC
 - Dual-bank with address swap
- 16KB of SRAM

High-performance analog peripherals

- One 12-bit 1.68Msps analog-to-digital converter (ADC) with up to 13 total external channels
- Configurable 1.4V or 2.5V internal ADC voltage reference (VREF)
- Integrated temperature sensor

Optimized low-power modes

- RUN: 71µA/MHz (CoreMark)
- STOP: 151μA at 4MHz and 44μA at 32kHz
- STANDBY: 1.0µA with 32kHz 16-bit timer running, SRAM and registers fully retained, and 32MHz clock wakeup in 3.2µs
- SHUTDOWN: 61nA with IO wakeup capability

Intelligent digital peripherals

- 3-channel DMA controller
- 3-channel event fabric signaling system
- Four 16-bit general-purpose timers, each with two capture/compare registers supporting lowpower operation in STANDBY mode, supporting a total of 14 PWM channels
- Two watchdog timers (one windowed watchdog timer, one independent watchdog timer)

Enhanced communication interfaces

- Two UART modules, with one supporting LIN, IrDA, DALI, Smart Card, Manchester and both supporting low-power operation in STANDBY
- One I²C module supporting up 400kHz
- One SPI module supporting up to 16Mbit/s

Clock system

- Internal 4 to 32MHz oscillator with ±1.2% accuracy (SYSOSC)
- Internal 32kHz low-frequency oscillator with ±3% accuracy (LFOSC)

Data integrity and encryption

- AES accelerator with support for GCM/GMAC, CCM/CBC-MAC, CBC, CTR
- Symmetric key store for up to four AES keys
- Flexible firewalls for protecting code and data
- True random number generator (TRNG)

Cyclic redundancy checker (CRC-16, CRC-32)

Flexible I/O features

- Up to 44 GPIOs
- Two 5V-tolerant open-drain IOs with fail-safe protection

Development support

2-pin serial wire debug (SWD)

Package options

- 48-pin LQFP (PT)
- 48-pin VQFN (RGZ)
- 32-pin VQFN (RHB)
- 24-pin VQFN (RGE)
- Family members (also see Device Comparison)
 - MSPM0L1116: 64KB of flash, 16KB of RAM
 - MSPM0L1117: 128KB of flash, 16KB of RAM
- Development kits and software (also see Tools and Software)
 - LP-MSPM0L1117 LaunchPad[™] development kit
 - MSP Software Development Kit (SDK)

2 Applications

- Battery charging and management
- Power supplies and power delivery
- Personal electronics
- Building security and fire safety
- Connected peripherals and printers
- Grid infrastructure
- Smart metering
- Communication modules
- Medical and healthcare
- Lighting



3 Description

MSPM0L111x microcontrollers (MCUs) are part of the MSP highly-integrated, ultra-low-power 32-bit MSPM0 MCU family based on the enhanced Arm® Cortex®-M0+ core platform operating at up to 32MHz frequency. These cost-optimized MCUs offer high-performance analog peripheral integration, support extended temperature ranges from -40°C to 125°C, and operate with supply voltages ranging from 1.62V to 3.6V.

MSPM0L111x devices provide up to 128KB embedded flash program memory with up to 16KB SRAM. The flash memory is organized into two main banks to support field firmware updates, with address swap support provided between the two main banks.

These MCUs incorporate a high-speed on-chip oscillator with an accuracy up to ±1.2%, eliminating the need for an external crystal. Additional features include a 3-channel DMA, 16-bit CRC accelerator, and a variety of high-performance analog peripherals such as one 12-bit 1.68Msps ADC with configurable internal voltage reference and an on-chip temperature sensor. These devices also offer intelligent digital peripherals such as four 16-bit general purpose timers, two watchdog timers (one windowed and one independent), and a variety of communication peripherals including two UARTs, one SPI, and one I²C. One UART instance offers protocol support for LIN, IrDA, DALI, Manchester, Smart Card, SMBus, and PMBus.

The TI MSPM0 family of low-power MCUs consists of devices with varying degrees of analog and digital integration allowing for customers find the MCU that meets their project's needs. The architecture combined with extensive low-power modes are optimized to achieve extended battery life in portable measurement applications.

MSPM0L111x MCUs are supported by an extensive hardware and software ecosystem with reference designs and code examples to get the design started quickly. Development kits include a LaunchPad[™] development kit available for purchase and design files for a target-socket board. TI also provides a free MSP Software Development Kit (SDK), which is available as a component of Code Composer Studio IDE desktop and cloud version within the TI Resource Explorer. MSPM0 MCUs are also supported by extensive online collateral, training with MSP Academy, and online support through the TI E2E support forums.

For complete module descriptions, see the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

CAUTION

System-level ESD protection must be applied in compliance with the device-level ESD specification to prevent electrical overstress or disturbing of data or code memory. See MSP430™ System-Level ESD Considerations for more information; the principles in this application note are applicable to MSPM0 MCUs.



4 Functional Block Diagram




Figure 4-1. MSPM0L111x Functional Block Diagram



Table of Contents

1 Features	
3 Description	
4 Functional Block Diagram3	
5 Device Comparison	
5.1 Device Comparison Table	
6 Pin Configuration and Functions7	
6.1 Pin Diagrams	
6.2 Pin Attributes9	
6.3 Signal Descriptions	
6.4 Connections for Unused Pins	
7 Specifications 23	
7.1 Absolute Maximum Ratings	
7.2 ESD Ratings	
7.3 Recommended Operating Conditions23	
7.4 Thermal Information24	
7.5 Supply Current Characteristics24	
7.6 Power Supply Sequencing26	
7.7 Flash Memory Characteristics27	
7.8 Timing Characteristics27	
7.9 Clock Specifications29	
7.10 Digital IO30	
7.11 Analog Mux VBOOST32	
7.12 ADC32	
7.13 Temperature Sensor34	
7.14 VREF34	
7.15 I2C34	
7.16 SPI35	
7.17 UART37	
7.18 TIMx37	
7.19 Emulation and Debug37	
8 Detailed Description38	
8.1 CPU	
8.2 Operating Modes	
8.3 Security	
8.4 Power Management Unit (PMU)40	
8.5 Clock Module (CKM)40	

8.7 Events	41
8.8 Memory	
8.9 Flash Memory	
8.10 SRAM	
8.11 GPIO	
8.12 IOMUX	
8.13 ADC	
8.14 Temperature Sensor	
8.15 Reference	
8.16 VREF	
8.17 CRC	
8.18 UART	46
8.19 I2C	
8.20 SPI	47
8.21 IWDT	
8.22 WWDT	
8.23 RTC_B	
8.24 Timers (TIMx)	49
8.25 Device Analog Connections	
8.26 Input/Output Diagrams	
8.27 Serial Wire Debug Interface	
8.28 Bootstrap Loader (BSL)	
8.30 Identification	52 53
Applications, Implementation, and Layout	53 54
9.1 Typical Application	
Device and Documentation Support	
10.1 Device Nomenclature	
10.2 Tools and Software	
10.3 Documentation Support	
10.4 Support Resources	
10.5 Trademarks	
10.6 Electrostatic Discharge Caution	
10.7 Glossary	
1 Revision History	
2 Mechanical, Packaging, and Orderable	
Information	58



5 Device Comparison


Table 5-1. Device Comparison

DEVICE NAME (1) (2)	FLASH / SRAM (KB)	QUAL ⁽³⁾	ADC CH.	GPIOs	PACKAGE (PACKAGE SIZE) (4)
MSPM0L1117SPTR	128 / 16	s s	13	44	48 LQFP
MSPM0L1116SPTR	64 / 16	3	15	77	(9mm × 9mm)
MSPM0L1117RGZR	128 / 16	S	13	44	48 VQFN
MSPM0L1116SRGZR	64 / 16	3	13	,,,,,,	(7mm × 7mm)
MSPM0L1117RHBR	64 / 4	- S	11	28	32 VQFN
MSPM0L1116SRHBR	128 / 16	3	11	. 6	(5mm × 5mm)
MSPM0L1117RGER	64 / 4	S	7	20	24 VQFN
MSPM0L1116SRGER	128 / 16	3		20	(4mm × 4mm)

- (1) For the most current part, package, and ordering information for all available devices, see the Package Option Addendum in Section 12, or see the TI website.
- (2) For more information about the device name, see Section 10.1.
- (3) Device qualifications:
 - $S = -40^{\circ}C \text{ to } 125^{\circ}C$
- (4) The package size (length × width) is a nominal value and includes pins, where applicable. For the package dimensions with tolerances, see the Mechanical Data in Section 12.



5.1 Device Comparison Table







6 Pin Configuration and Functions

6.1 Pin Diagrams

For full pin configuration and functions for each package option, refer to Pin Attributes and Signal Descriptions.




Figure 6-1. 48-pin PT (0.5mm) (LQFP) Package Diagram






Figure 6-2. 48-pin RGZ (0.5mm) (VQFN) Package Diagram






Figure 6-3. 32-pin RHB (0.5mm) (VQFN) Package Diagram




Figure 6-4. 24-pin RGE (0.5mm) (VQFN) Package Diagram

6.2 Pin Attributes

The following table describes the functions available on every pin for each device package.



Note

Each digital I/O on a device is mapped to a specific Pin Control Management Register (PINCMx) that lets users configure the desired *Pin Function* using the PINCM.PF control bits.

Each digital I/O on a device is mapped to a specific Pin Control Management Register (PINCMx) which allows users to configure the desired Pin Function using the PINCM.PF control bits. The IOMUX only supports connecting one IOMUX-managed digital function to the pin at the same time. The PINCM.PF and PINCM.PC in IOMUX are recommended to be set to 0 when non-IOMUX managed functions (such as analog connections) are intended to be used on a pin. However, non-IOMUX managed signals (such as analog inputs and WAKE inputs) can be enabled on a pin at the same time that an IOMUX managed digital function is enabled on the pin, provided there is no contention between the functions. In this case, the designer must verify that no contention exists between the functions enabled on each pin.

Table 6-1. Digital IO Features by IO Type

IO STRUCTURE	INVERSION CONTROL	DRIVE STRENGTH CONTROL	HYSTERESIS CONTROL	PULLUP RESISTOR	PULLDOWN RESISTOR	WAKEUP LOGIC
Standard drive	Y			Υ	Y	
Standard drive with wake	Y			Y	Y	Y
High speed	Y	Y		Y	Y	
5V tolerant open drain	Y		Y		Υ	Υ

Table 6-2. Pin Attributes (PT, RGE, RGZ, RHB Packages)

RGE PIN	RHB PIN	RGZ PIN	PT PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
	_	4	4	NDCT	NRST	(Non-IOMUX 1) 0	I	DECET
2	3	4	4	NRST	WAKE	(Non-IOMUX 2) 0	1	RESET
					PA0	1	10	
					UART0_TX	2	0	
					I2C0_SDA	3	IOD	
					TIMA0_C0	4	Ю	
24	1	1	1	PA0	TIMA_FAL1	5	I	ODIO (5V-tol)
24	'	'	l I	PINCM1 0x40428000	FCC_IN	6	I	- ODIO (3V-toi)
					TIMG8_C1	7	Ю	
					TIMG0_C0	9	Ю	
					BSLSDA	(Non-IOMUX 1) 0	IOD	
					WAKE	(Non-IOMUX 2) 0	I	
					PA1	1	Ю	
					UART0_RX	2	I	
					I2C0_SCL	3	IOD	
					TIMA0_C1	4	Ю	
				PA1	TIMA_FAL2	5	I	
1	2	2	2	PINCM2	TIMG8_IDX	6	I	ODIO (5V-tol)
				0x40428004	TIMG8_C0	7	Ю	
			3		TIMG0_C1	9	Ю	
			7 4		SPI0_CS3	10	Ю	
					BSLSCL	(Non-IOMUX 1) 0	IOD	
					WAKE	(Non-IOMUX 2) 0	I	



RGE PIN	RHB PIN	RGZ PIN	PT PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
					PA2	1	10	
					TIMG8_C1	2	10	
					SPI0_CS0	3	10	
				PA2	TIMA0_C3N	6	0	
5	6	8	8	PINCM61	TIMA0_C2N	7	0	SDIO (standard)
				0x404280f0	TIMA_FAL0	8	1	(otanaara)
					TIMA_FAL1	9	I	
					TIMA0_C0	11	10	
					ROSC	(Non-IOMUX 1) 0	A	
					PA3	1	10	
					TIMG8_C0	2	10	
					SPI0_CS1	3	10	
6	7	9	9	PA3	TIMA0_C1	5	10	SDIO
Ü	, , l	9	9	PINCM8 0x4042801c	TIMA0_C2	8	10	(standard)
				5X 10 1200 10	UART1_TX	10	0	
					SPI0_CS3	11	10	
					LFXIN	(Non-IOMUX 1) 0	Α	
					PA4	17	10	
					TIMG8_C1	2	10	
					SPI0_POCI	3	10	
				PA4	TIMA0_C1N	5	0	0010
7	8	10	10	PINCM9	LFCLK_IN	6	I	SDIO (standard)
				0x40428020	TIMA0_C3	8	10	
					UART1_RX	10	I	
					SPI0_CS0	11	10	
					LFXOUT	(Non-IOMUX 1) 0	A	
					PA5	1	10	
					TIMG8_C0	2	10	
					SPI0_PICO	3	10	
				PA5	SPI0_POCI	4	10	SDIO
	9	11	11	PINCM10	TIMG0_C0	5	10	(standard)
				0x40428024	FCC_IN	6	I	
					TIMA_FAL1	8	I	
					UART0_CTS	9	I	_
					UART1_TX	11	0	
					PA6	1	10	
					TIMG8_C1	2	10	
					SPI0_SCK	3	10	
				PA6	TIMG0_C1	5	10	SDIO
	10	12	12	PINCM11 0x40428028	HFCLK_IN	6	l ·	(standard)
				UA4U42UU20	TIMA_FAL0	8	I	
			7 ^		UARTO_RTS	9	0	_
					TIMA0_C2N	10	0	
					UART1_RX	11	I	



RGE PIN	RHB PIN	RGZ PIN	PT PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
					PA7	1	IO	
					CLK_OUT	3	0	
					TIMG8_C0	4	10	
				PA7	TIMA0_C2	5	10	
	11	13	13	PINCM14	TIMG8_IDX	6	1	SDIO (standard)
				0x40428034	TIMA0_C1	8	10	_ (Standard)
					SPI0_CS2	9	10	
					FCC_IN	10	1	
					SPI0_POCI	11	10	
					PA8	1	10	
					UART1_TX	2	0	
					SPI0_CS0	3	10	
					I2C0_SDA	4	IOD	
				PA8	TIMA0_C0	5	10	SDIO
	12	16	16	PINCM19 0x40428048	TIMA_FAL2	6	ı	(standard)
				0,40420040	TIMA_FAL0	7	I	
					SPI0_CS3	8	Ю	
					HFCLK_IN	10	I	
					UARTO_RTS	11)	0	
					PA9	1	Ю	
					UART1_RX	2	I	
					SPI0_PICO	3	Ю	
					I2C0_SCL	4	IOD	
	40	4-		PA9	TIMA0_CON	5	0	HSIO (high-
8	13	17	17	PINCM20 0x4042804c	CLK_OUT	6	0	speed)
				0.40420040	TIMA0_C1	7	10	
					RTC_OUT	8	0	
					SPI0_CS0	10	10	
					UART0_CTS	11	1	
					PA10	1	Ю	
					UART0_TX	2	0	
					SPI0_POCI	3	Ю	
					I2C0_SDA	4	IOD	
				PA10	TIMA0_C2	5	10	1
9	14	18	18	PINCM21	CLK_OUT	6	0	HDIO (high- drive)
				0x40428050	TIMG0_C0	7	Ю]
				6	TIMA_FAL1	10	I	
					I2C0_SCL	11	IOD	
					BSLTX	(Non-IOMUX 1) 0	0	
					WAKE	(Non-IOMUX 2) 0	ı	1



RGE PIN	RHB PIN	RGZ PIN	PT PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
					PA11	1	10	
					UART0_RX	2	I	
					SPI0_SCK	3	10	
					I2C0_SCL	4	IOD	
40	45	40	40	PA11	TIMA0_C2N	5	0	HDIO (high-
10	15	19	19	PINCM22 0x40428054	TIMG0_C1	7	10	drive)
				0.40420004	TIMA_FAL0	10	I	
					I2C0_SDA	11	IOD	
					BSLRX	(Non-IOMUX 1) 0	7 1/0	
					WAKE	(Non-IOMUX 2) 0		
					PA12	1	10	
					SPI0_SCK	3	10	
					TIMA0_C3	5	IO	
				PA12	FCC_IN	6	I	SDIO
	16	27	27	PINCM34	TIMG0_C0	7	10	(standard)
				0x40428084	SPI0_CS1	9	10	
					UART1_CTS	11	I	
					A0_8	(Non-IOMUX 1) 0	A	
					PA13	7 (21)	10	
					SPI0_POCI	3	IO	
					TIMA0_C3N	5	0	
				PA13	RTC_OUT	6	0	SDIO
	17	28	28	PINCM35	TIMG0_C1	7	10	(standard)
				0x40428088	SPI0_CS3	9	10	
					UART1_RTS	11	0	
					A0_9	(Non-IOMUX 1) 0	A	
					PA14	1	10	
					UARTO_CTS	2	I	
				PA14	SPI0_PICO	3	10	0010
	18	29	29	PINCM36	CLK_OUT	6	0	SDIO (standard)
				0x4042808c	SPI0_CS2	9	10	(===::=)
						-		
					A0_12	(Non-IOMUX 1) 0	A	
					PA15	1	10	
					UARTO_RTS	2	0	
44	40	20		PA15	TIMA0_C2	5	10	HDIO (high-
11	19	30	30	PINCM37 0x40428090	UARTO_TX	6	0	drive)
				UATUTEUU3U	TIMG8_IDX	7	I	
					TIMG1_C0	8	10	
					WAKE	(Non-IOMUX 1) 0	1	
					PA16	1	10	
					TIMA0_C2N	5	0	
			7 ^	PA16	UART0_RX	6	I	
12	20	31	31	PINCM38	FCC_IN	7	I	HDIO (high-
				0x40428094	TIMG1_C1	8	10	drive)
					TIMA0_C0	11	10	
					WAKE	(Non-IOMUX 1) 0	I	
					A0_13	(Non-IOMUX 2) 0	Α	



RGE PIN	RHB PIN	RGZ PIN	PT PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
					PA17	1	10	
					UART1_TX	2	0	-
				PA17	TIMA0_C3	5	10	-
13	21	32	32	PINCM39	TIMG8_C0	6	10	HDIO (high- drive)
				0x40428098	SPI0_CS1	8	10	diive)
					WAKE	(Non-IOMUX 1) 0		
					A0_14	(Non-IOMUX 2) 0	I	
					PA18	1	10	
					UART1_RX	2	160	
					TIMA0_C3N	5	0	
				PA18	TIMG8_C1	6	10	
14	22	33	33	PINCM40	SPI0_CS0	8	10	HDIO (high drive)
				0x4042809c	TIMA0_C1	11	10	·
					BSL_invoke	(Non-IOMUX 1) 0	ı	
					WAKE	(Non-IOMUX 2) 0	ı	
					A0_4	(Non-IOMUX 3) 0	Α	
				D. 40	PA19	1	10	
15	23	34	34	PA19	SWDIO	2	10	SDIO
13	25	34	34	PINCM41 0x404280a0	TIMA0_C2	5	10	(standard)
					TIMG0_C0	6	10	
				D	PA20	1	10	
16	24	35	35	PA20	SWCLK	2	I	SDIO
10	24	33	33	PINCM42 0x404280a4	TIMA0_C2N	5	0	(standard)
					TIMG0_C1	6	10	
					PA21	1	10	
				DAGA	SPI0_CS3	3	10	
17	25	39	39	PA21 PINCM46	UART1_CTS	4	I	SDIO
.,	20	00		0x404280b4	TIMA0_C0	5	10	(standard)
					TIMG8_C0	9	10	
					VREF-	(Non-IOMUX 1) 0	Α	
					PA22	1	10	
					SPI0_CS2	3	10	
					UART1_RTS	4	0	
				PA22	TIMA0_C0N	5	0	SDIO
18	26	40	40	PINCM47	TIMA0_C1	6	10	(standard)
				0x404280b8	CLK_OUT	7	0	
					I2C0_SCL	8	IOD	
					TIMG8_C1	9	10	
					A0_7	(Non-IOMUX 1) 0	Α	
					PA23	1	10	
			1	PA23	SPI0_CS3	3	10	
19	27	43	43	PINCM53	TIMA0_C3	5	10	SDIO
			.0	0x404280d0	TIMG8_C0	6	10	(standard)
					TIMG0_C0	8	10	
					VREF+	(Non-IOMUX 1) 0	A	



RGE PIN	RHB PIN	RGZ PIN	PT PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
					PA24	1	10	
					SWDIO	2	10	
				PA24	SPI0_CS2	3	10	1
20	28	44	44	PINCM54	TIMA0_C3N	5	0	SDIO (standard)
				0x404280d4	TIMG8_C1	6	10	(0.0
					TIMG0_C1	9	10	
					A0_3	(Non-IOMUX 1) 0	Α	
					PA25	1	10	
				PA25	SWCLK	2	160	0010
21	29	45	45	PINCM55	TIMA0_C3	5	10	SDIO (standard)
				0x404280d8	TIMA0_C1N	6	0	
					A0_2	(Non-IOMUX 1) 0	А	
					PA26	1	10	
				PA26	TIMG8_C0	4	Ю	0010
22	30	46	46	PINCM59	TIMA_FAL0	5	ı	SDIO (standard)
				0x404280e8	TIMA0_C3N	6	0	
					A0_1	(Non-IOMUX 1) 0	Α	
					PA27	17	Ю	
					TIMG8_C1	4	Ю	
	31	47	47	PA27	TIMA_FAL2	5	I	SDIO
	31	41	47	PINCM60 0x404280ec	CLK_OUT	6	0	(standard)
					RTC_OUT	7	0	
					A0_0	(Non-IOMUX 1) 0	I	
					PA28	1	Ю	
					UART0_TX	2	0	
					I2C0_SDA	3	IOD	
		3	3	PA28	TIMA0_C3	4	10	HDIO (high-
		3	3	PINCM3 0x40428008	TIMA_FAL0	5	I	drive)
					TIMA0_C1	6	10	
					SPI0_CS3	7	10	
					WAKE	(Non-IOMUX 1) 0	I	
					PA31	1	10	
					UART0_RX	2	I	
				PA31	I2C0_SCL	3	IOD	SDIO
		5	5	PINCM6	TIMA0_C3N	4	0	(standard with
				0x40428014	CLK_OUT	6	0	wake)
					SPI0_CS3	7	Ю	
					WAKE	(Non-IOMUX 1) 0	I	
					PB2	1	10	
				PDO	TIMA0_C3	5	10	
		14	14	PB2	UART1_CTS	6	I	SDIO
			7 '*	PINCM15 0x40428038	TIMG1_C0	7	Ю	(standard)
					HFCLK_IN	10	I	
	1				SPI0_PICO	11	10	



RGE PIN	RHB PIN	RGZ PIN	PT PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE
					PB3	1	IO	
					TIMA0_C3N	5	0	
		45	45	PB3	UART1_RTS	6	0	SDIO
		15	15	PINCM16 0x4042803c	TIMG1_C1	7	10	(standard)
				0X40420030	TIMA0_C0	10	10	
					SPI0_SCK	11	10	
					PB6	1	10	
				PB6	UART1_TX	2	0	
		20	20	PINCM23	TIMG8_C0	5	10	SDIO (standard
				0x40428058	TIMA_FAL2	8		(Standard
					SPI0_CS1	9	10	
					PB7	1	10	
				PB7	UART1_RX	2	ı	SDIO
		21	21	PINCM24	TIMG8_C1	5	10	(standard)
				0x4042805c	SPI0_CS2	8	10	
				PB8	PB8	1	10	
		22	22	PINCM25	UART1_CTS	2	I	SDIO
				0x40428060	TIMA0_C0	5	10	(standard
					PB9	7 (7)	10	
				PB9	UART1_RTS	2	0	SDIO
		23	23	PINCM26	TIMA0_CON	5	0	(standard
				0x40428064	TIMA0_C1	6	10	
					PB14	1	10	
				PB14	TIMA0_C0	5	10	0010
		24	24	PINCM31	TIMG8_IDX	6	I	SDIO (standard
				0x40428078	SPI0_CS3	7	10	
				PB15	PB15	1	10	
		25	25	PINCM32 0x4042807c	TIMG8_C0	5	10	SDIO (standard
				PB16	PB16	1	IO	
		26	26	PINCM33	TIMG8 C1	5	10	SDIO (standard
				0x40428080	DD47	4	10	
					PB17	1	10	
		20	20	PB17	SPI0_PICO	3	10	SDIO
		36	36	PINCM43 0x404280a8	I2C0_SCL	4	IOD	(standard
				0.040420000	TIMA0_C2	5	10	
					TIMG0_C0	6	10	
					PB18	1	10	
		a=		PB18	SPI0_SCK	3	10	SDIO
		37	37	PINCM44 0x404280ac	I2C0_SDA	4	IOD	(standard
				UA4U4Z0UaC	TIMA0_C2N	5	0	
			7 4		TIMG0_C1	6	10	
					PB19	1	10	
			ľ	PB19	SPI0_POCI	3	10	
		38	38	PINCM45	TIMG8_C1	4	10	SDIO
				0x404280b0	UART0_CTS	5	I	(standard
					TIMG8_IDX	7	I	
					A0_5	(Non-IOMUX 1) 0	A	



Table 6-2. Pin Attributes (PT, RGE, RGZ, RHB Packages) (continued)
--

						<u> </u>			
RGE PIN	RHB PIN	RGZ PIN	PT PIN	PIN NAME/ IOMUX REG/ IOMUX ADDR	SIGNAL NAME	IOMUX PF	SIGNAL TYPE	BUFFER TYPE	
					PB20	1	10		
					SPI0_CS2	2	10		
				PB20	TIMA0_C2	5	Ю		
		41	41	PINCM48	TIMA_FAL1	6	I	SDIO (standard)	
				0x404280bc	TIMA0_C1	7	10	(staridard)	
					I2C0_SDA	9	IOD		
				,		A0_6	(Non-IOMUX 1) 0	Α	
					PB24	1	10		
					SPI0_CS3	2	10		
				PB24	SPI0_CS1	3	10		
		42	42	PINCM52	TIMA0_C3	5	10	HSIO (high- speed)	
				0x404280cc	TIMA0_C1N	6	0	орооц,	
					UART0_TX	10	0		
					UART0_RX	11	I		
23	32	48	48	VCORE	VCORE	(Non-IOMUX 1) 0	PWR	PWR	
3	4	6	6	VDD	VDD	(Non-IOMUX 1) 0	PWR	PWR	
4	5	7	7	VSS	VSS	(Non-IOMUX 1) 0	PWR	PWR	

6.3 Signal Descriptions

Many MSPM0 signals are made available on multiple device pins. The following list describes the column headers:

- 1. SIGNAL NAME: The name of the signal which can be connected to one of the specified pins.
- 2. **PIN TYPE**: The signal direction and signal type:
 - I = Input
 - O = Output
 - IO = Input, output, or simultaneous input and output
 - ID = Input with open-drain behavior
 - OD = Output with open-drain behavior
 - IOD = Input, output, or simultaneous input and output with open-drain behavior
 - A = Analog
 - PWR = Power function
- 3. **DESCRIPTION**: A description of the signal.
- 4. PIN: Associated pin number.

For additional information on the pin multiplexing scheme, refer to the IOMUX chapter of the MSPM0 L-Series 32-MHz Microcontrollers Technical Reference Manual.

Note

The IOMUX only supports connecting one IOMUX-managed digital function to the pin at the same time. However, non-IOMUX managed signals (such as analog inputs and WAKE inputs) can be enabled on a pin at the same time that an IOMUX managed digital function is enabled on the pin. In this case, the designer must verify that no contention exists between the functions enabled on each pin.

Table 6-3. Analog to Digital Converter (ADC) Signal Descriptions

	,	9 : : 9::::: (- := - ; - : 9:::::				
SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN
A0_1	Α	ADC0 analog input channel 1	22	30	46	46
A0_2	Α	ADC0 analog input channel 2	21	29	45	45
A0_3	Α	ADC0 analog input channel 3	20	28	44	44



Table 6-3. Analog to Digital Converter (ADC) Signal Descriptions (continued)

SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN
A0_4	Α	ADC0 analog input channel 4	14	22	33	33
A0_5	Α	ADC0 analog input channel 5			38	38
A0_6	Α	ADC0 analog input channel 6			41	41
A0_7	Α	ADC0 analog input channel 7	18	26	40	40
A0_8	Α	ADC0 analog input channel 8		16	27	27
A0_9	А	ADC0 analog input channel 9		17	28	28
A0_12	Α	ADC0 analog input channel 12		18	29	29
A0_13	Α	ADC0 analog input channel 13	12	20	31	31

Table 6-4. Bootstrap Loader (BSL) Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN
BSLRX	I	BSL UART receive signal (RXD)	10	15	19	19
BSLSCL	IOD	BSL I2C clock signal (SCL)	1	2	2	2
BSLSDA	IOD	BSL I2C data signal (SDA)	24	1	1	1
BSLTX	0	BSL UART transmit signal (TXD)	9	14	18	18
BSL_invoke	I	BSL invoke signal (if BSL is enabled, must be HIGH during BOOTRST for a BSL entry, and LOW during BOOTRST to prevent BSL entry)	14	22	33	33

Table 6-5. Clock Module (CKM) Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN
CLK_OUT	0	CLK_OUT digital clock output from the PMCU	18, 8, 9	11, 13, 14, 18, 26, 31	13, 17, 18, 29, 40, 47, 5	13, 17, 18, 29, 40, 47, 5
FCC_IN	I	Frequency clock counter (FCC) input signal	12, 24	1, 11, 16, 20, 9	1, 11, 13, 27, 31	1, 11, 13, 27, 31
HFCLK_IN	1	High frequency clock digital clock input signal		10, 12	12, 14, 16	12, 14, 16
LFCLK_IN	I	Low frequency clock digital clock input signal	7	8	10	10
LFXIN	А	Low frequency crystal oscillator (LFXT) signal	6	7	9	9
LFXOUT	А	Low frequency crystal oscillator (LFXT) signal	7	8	10	10
ROSC	A	SYSOSC frequency correction loop (FCL) external resistor signal	5	6	8	8

Table 6-6. General Purpose Input Output Module Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN
PA0	Ю	GPIO port A input/output 0	24	1	1	1
PA1	Ю	GPIO port A input/output 1	1	2	2	2
PA2	IO	GPIO port A input/output 2	5	6	8	8
PA3	Ю	GPIO port A input/output 3	6	7	9	9
PA4	Ю	GPIO port A input/output 4	7	8	10	10
PA5	Ю	GPIO port A input/output 5		9	11	11
PA6	Ю	GPIO port A input/output 6		10	12	12
PA7	Ю	GPIO port A input/output 7		11	13	13
PA8	Ю	GPIO port A input/output 8		12	16	16



Table 6-6. General Purpose Input Output Module Signal Descriptions (continued)

PA99	SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN
PA10 IO GPIO port A input/output 10 9 14 18 18 PA11 IO GPIO port A input/output 11 10 15 19 19 PA12 IO GPIO port A input/output 12 16 27 27 PA13 IO GPIO port A input/output 13 17 28 28 PA14 IO GPIO port A input/output 14 18 29 29 PA15 IO GPIO port A input/output 15 11 19 30 30 PA16 IO GPIO port A input/output 16 12 20 31 31 PA17 IO GPIO port A input/output 17 13 21 32 32 32 PA18 IO GPIO port A input/output 18 14 22 33 33 33 PA19 IO GPIO port A input/output 18 14 42 35 35 PA21 IO GPIO port A input/output 20 16 24 35 35 <t< td=""><td></td><td></td><td>GPIO port A input/output 9</td><td>8</td><td>13</td><td>17</td><td>17</td></t<>			GPIO port A input/output 9	8	13	17	17
PA12	PA10	Ю	GPIO port A input/output 10	9	14	18	18
PA13 IO GPIO port A Input/output 13 17 28 28 PA14 IO GPIO port A Input/output 14 18 29 29 PA15 IO GPIO port A Input/output 15 11 19 30 30 PA16 IO GPIO port A input/output 16 12 20 31 31 PA17 IO GPIO port A input/output 17 13 21 32 32 PA18 IO GPIO port A input/output 18 14 22 33 33 PA19 IO GPIO port A input/output 19 15 23 34 34 PA20 IO GPIO port A input/output 20 16 24 35 35 PA21 IO GPIO port A input/output 21 17 25 39 39 PA22 IO GPIO port A input/output 22 18 26 40 40 PA23 IO GPIO port A input/output 23 19 27 43 43 PA24	PA11	Ю	GPIO port A input/output 11	10	15	19	19
PA14 IO GPIO port A input/output 14 18 29 29 PA15 IO GPIO port A input/output 15 11 19 30 30 PA16 IO GPIO port A input/output 16 12 20 31 31 PA17 IO GPIO port A input/output 17 13 21 32 32 PA18 IO GPIO port A input/output 18 14 22 38 33 PA19 IO GPIO port A input/output 19 15 23 34 34 PA20 IO GPIO port A input/output 20 16 24 35 35 PA21 IO GPIO port A input/output 21 17 25 39 39 PA22 IO GPIO port A input/output 22 18 26 40 40 PA23 IO GPIO port A input/output 23 19 27 43 43 PA24 IO GPIO port A input/output 24 20 28 44 44 <	PA12	Ю	GPIO port A input/output 12		16	27	27
PA15 IO GPIO port A input/output 15 11 19 30 30 PA16 IO GPIO port A input/output 16 12 20 31 31 PA17 IO GPIO port A input/output 17 13 21 32 32 PA18 IO GPIO port A input/output 18 14 22 33 33 PA19 IO GPIO port A input/output 19 15 23 34 34 PA20 IO GPIO port A input/output 20 16 24 35 35 PA21 IO GPIO port A input/output 21 17 25 39 39 PA22 IO GPIO port A input/output 21 17 25 39 39 PA22 IO GPIO port A input/output 23 19 27 43 43 PA23 IO GPIO port A input/output 23 19 27 43 43 PA24 IO GPIO port A input/output 24 20 28 44 44 <td>PA13</td> <td>Ю</td> <td>GPIO port A input/output 13</td> <td></td> <td>17</td> <td>28</td> <td>28</td>	PA13	Ю	GPIO port A input/output 13		17	28	28
PA16	PA14	IO	GPIO port A input/output 14		18	29	29
PA17 IO GPIO port A input/output 17 13 21 32 32 PA18 IO GPIO port A input/output 18 14 22 33 33 PA19 IO GPIO port A input/output 19 15 23 34 34 PA20 IO GPIO port A input/output 20 16 24 35 35 PA21 IO GPIO port A input/output 21 17 25 39 39 PA22 IO GPIO port A input/output 22 18 26 40 40 PA23 IO GPIO port A input/output 23 19 27 43 43 PA24 IO GPIO port A input/output 23 19 27 43 43 PA24 IO GPIO port A input/output 25 21 29 45 45 PA25 IO GPIO port A input/output 27 31 47 47 PA26 IO GPIO port A input/output 27 31 47 47 PA27	PA15	Ю	GPIO port A input/output 15	11	19	30	30
PA18 IO GPIO port A input/output 18 14 22 33 33 PA19 IO GPIO port A input/output 19 15 23 34 34 PA20 IO GPIO port A input/output 20 16 24 35 35 PA21 IO GPIO port A input/output 21 17 25 39 39 PA22 IO GPIO port A input/output 22 18 26 40 40 PA23 IO GPIO port A input/output 23 19 27 43 43 PA24 IO GPIO port A input/output 24 20 28 44 44 PA25 IO GPIO port A input/output 25 21 29 45 45 PA26 IO GPIO port A input/output 26 22 30 46 46 PA27 IO GPIO port A input/output 27 31 47 47 PA28 IO GPIO port A input/output 28 2 3 3 3 P	PA16	Ю	GPIO port A input/output 16	12	20	31	31
PA19 IO GPIO port A input/output 19 15 23 34 34 PA20 IO GPIO port A input/output 20 16 24 35 35 PA21 IO GPIO port A input/output 21 17 25 39 39 PA22 IO GPIO port A input/output 22 18 26 40 40 PA23 IO GPIO port A input/output 23 19 27 43 43 PA24 IO GPIO port A input/output 24 20 28 44 44 PA25 IO GPIO port A input/output 25 21 29 45 45 PA26 IO GPIO port A input/output 26 22 30 46 46 PA27 IO GPIO port A input/output 28 2 30 3 3 PA31 IO GPIO port A input/output 28 3 3 3 3 PB2 IO GPIO port B input/output 31 5 5 5 5	PA17	Ю	GPIO port A input/output 17	13	21	32	32
PA20 IO GPIO port A input/output 20 16 24 35 35 PA21 IO GPIO port A input/output 21 17 25 39 39 PA22 IO GPIO port A input/output 22 18 26 40 40 PA23 IO GPIO port A input/output 23 19 27 43 43 PA24 IO GPIO port A input/output 24 20 28 44 44 PA25 IO GPIO port A input/output 25 21 29 45 45 PA26 IO GPIO port A input/output 26 22 30 46 46 PA27 IO GPIO port A input/output 27 31 47 47 PA28 IO GPIO port A input/output 28 5 3 3 PA31 IO GPIO port B input/output 31 5 5 5 PB2 IO GPIO port B input/output 3 15 15 15 PB3 IO GPIO port B input/output	PA18	IO	GPIO port A input/output 18	14	22	33	33
PA21 IO GPIO port A input/output 21 17 25 39 39 PA22 IO GPIO port A input/output 22 18 26 40 40 PA23 IO GPIO port A input/output 23 19 27 43 43 PA24 IO GPIO port A input/output 24 20 28 44 44 PA25 IO GPIO port A input/output 25 21 29 45 45 PA26 IO GPIO port A input/output 26 22 30 46 46 PA27 IO GPIO port A input/output 27 31 47 47 PA28 IO GPIO port A input/output 28 3 3 3 PA31 IO GPIO port B input/output 31 5 5 5 PB2 IO GPIO port B input/output 2 14 14 14 PB3 IO GPIO port B input/output 6 20 20 20 PB6 IO GPIO port B input/output 7 21	PA19	Ю	GPIO port A input/output 19	15	23	34	34
PA22 IO GPIO port A input/output 22 18 26 40 40 PA23 IO GPIO port A input/output 23 19 27 43 43 PA24 IO GPIO port A input/output 24 20 28 44 44 PA25 IO GPIO port A input/output 25 21 29 45 45 PA26 IO GPIO port A input/output 26 22 30 46 46 PA27 IO GPIO port A input/output 27 31 47 47 PA28 IO GPIO port A input/output 28 3 3 3 PA31 IO GPIO port A input/output 31 5 5 5 PB2 IO GPIO port B input/output 3 15 15 15 PB3 IO GPIO port B input/output 3 15 15 15 PB6 IO GPIO port B input/output 6 20 20 20 PB7 IO GPIO port B input/output 7 21 21 21 PB8 IO GPIO port B input/output 14 24	PA20	Ю	GPIO port A input/output 20	16	24	35	35
PA23 IO GPIO port A input/output 23 19 27 43 43 PA24 IO GPIO port A input/output 24 20 28 44 44 PA25 IO GPIO port A input/output 25 21 29 45 45 PA26 IO GPIO port A input/output 26 22 30 46 46 PA27 IO GPIO port A input/output 27 31 47 47 PA28 IO GPIO port A input/output 28 3 3 3 PA31 IO GPIO port A input/output 31 5 5 5 PB2 IO GPIO port B input/output 3 15 15 15 PB3 IO GPIO port B input/output 3 15 15 15 PB6 IO GPIO port B input/output 6 20 20 20 PB7 IO GPIO port B input/output 7 21 21 21 PB8 IO GPIO port B input/output 9 23 23 23 PB14 IO GPIO port B input/output 14 24 24	PA21	Ю	GPIO port A input/output 21	17	25	39	39
PA24 IO GPIO port A input/output 24 20 28 44 44 PA25 IO GPIO port A input/output 25 21 29 45 45 PA26 IO GPIO port A input/output 26 22 30 46 46 PA27 IO GPIO port A input/output 27 31 47 47 PA28 IO GPIO port A input/output 28 3 3 PA31 IO GPIO port A input/output 31 5 5 PB2 IO GPIO port B input/output 3 15 14 14 PB3 IO GPIO port B input/output 3 15 15 15 PB6 IO GPIO port B input/output 6 20 20 20 PB7 IO GPIO port B input/output 7 21 21 21 PB8 IO GPIO port B input/output 8 22 22 22 PB9 IO GPIO port B input/output 14 24 24 PB14 IO GPIO port B input/output 15 25 25 PB16 IO GPIO por	PA22	Ю	GPIO port A input/output 22	18	26	40	40
PA25 IO GPIO port A input/output 25 21 29 45 45 PA26 IO GPIO port A input/output 26 22 30 46 46 PA27 IO GPIO port A input/output 27 31 47 47 PA28 IO GPIO port A input/output 28 3 3 3 PA31 IO GPIO port B input/output 31 5 5 5 PB2 IO GPIO port B input/output 2 14 14 14 PB3 IO GPIO port B input/output 3 15 15 15 PB6 IO GPIO port B input/output 3 15 15 15 PB6 IO GPIO port B input/output 6 20 20 20 PB7 IO GPIO port B input/output 7 21 21 21 PB8 IO GPIO port B input/output 8 22 22 22 PB9 IO GPIO port B input/output 14 24 24 24 PB15	PA23	Ю	GPIO port A input/output 23	19	27	43	43
PA26 IO GPIO port A input/output 26 22 30 46 46 PA27 IO GPIO port A input/output 27 31 47 47 PA28 IO GPIO port A input/output 28 3 3 3 PA31 IO GPIO port A input/output 31 5 5 5 PB2 IO GPIO port B input/output 2 14 14 14 PB3 IO GPIO port B input/output 3 15 15 15 PB6 IO GPIO port B input/output 6 20 20 20 PB7 IO GPIO port B input/output 7 21 21 21 21 21 21 21 21 21 21 21 22 23	PA24	Ю	GPIO port A input/output 24	20	28	44	44
PA27 IO GPIO port A input/output 27 31 47 47 PA28 IO GPIO port A input/output 28 3 3 PA31 IO GPIO port A input/output 31 5 5 PB2 IO GPIO port B input/output 2 14 14 PB3 IO GPIO port B input/output 3 15 15 PB6 IO GPIO port B input/output 6 20 20 PB7 IO GPIO port B input/output 7 21 21 21 PB8 IO GPIO port B input/output 8 22 22 22 PB9 IO GPIO port B input/output 9 23 23 23 PB14 IO GPIO port B input/output 14 24 24 PB15 IO GPIO port B input/output 15 25 25 PB16 IO GPIO port B input/output 16 26 26 PB17 IO GPIO port B input/output 17 36 36 PB18 IO GPIO port B input/output 18 37 37 PB19 IO GPIO port B input	PA25	Ю	GPIO port A input/output 25	21	29	45	45
PA28 IO GPIO port A input/output 28 3 3 PA31 IO GPIO port A input/output 31 5 5 PB2 IO GPIO port B input/output 2 14 14 PB3 IO GPIO port B input/output 3 15 15 PB6 IO GPIO port B input/output 6 20 20 PB7 IO GPIO port B input/output 7 21 21 PB8 IO GPIO port B input/output 8 22 22 PB9 IO GPIO port B input/output 9 23 23 PB14 IO GPIO port B input/output 14 24 24 PB15 IO GPIO port B input/output 15 25 25 PB16 IO GPIO port B input/output 16 26 26 PB17 IO GPIO port B input/output 17 36 36 PB18 IO GPIO port B input/output 18 37 37 PB19 IO GPIO port B input/output 19 38 38 PB20 IO GPIO port B input/output 20 41 41	PA26	Ю	GPIO port A input/output 26	22	30	46	46
PA31 IO GPIO port A input/output 31 5 5 PB2 IO GPIO port B input/output 2 14 14 PB3 IO GPIO port B input/output 3 15 15 PB6 IO GPIO port B input/output 6 20 20 PB7 IO GPIO port B input/output 7 21 21 PB8 IO GPIO port B input/output 8 22 22 PB9 IO GPIO port B input/output 9 23 23 PB14 IO GPIO port B input/output 14 24 24 PB15 IO GPIO port B input/output 15 25 25 PB16 IO GPIO port B input/output 16 26 26 PB17 IO GPIO port B input/output 17 36 36 PB18 IO GPIO port B input/output 18 37 37 PB19 IO GPIO port B input/output 19 38 38 PB20 IO GPIO port B input/output 20 41 41	PA27	Ю	GPIO port A input/output 27		31	47	47
PB2 IO GPIO port B input/output 2 14 14 PB3 IO GPIO port B input/output 3 15 15 PB6 IO GPIO port B input/output 6 20 20 PB7 IO GPIO port B input/output 7 21 21 21 PB8 IO GPIO port B input/output 8 22 22 22 PB9 IO GPIO port B input/output 9 23 23 23 PB14 IO GPIO port B input/output 14 24 24 24 PB15 IO GPIO port B input/output 15 25 25 25 PB16 IO GPIO port B input/output 16 26 26 26 PB17 IO GPIO port B input/output 17 36 36 36 PB18 IO GPIO port B input/output 19 38 38 PB20 IO GPIO port B input/output 20 41 41	PA28	IO	GPIO port A input/output 28			3	3
PB3 IO GPIO port B input/output 3 15 15 PB6 IO GPIO port B input/output 6 20 20 PB7 IO GPIO port B input/output 7 21 21 PB8 IO GPIO port B input/output 8 22 22 PB9 IO GPIO port B input/output 9 23 23 PB14 IO GPIO port B input/output 14 24 24 PB15 IO GPIO port B input/output 15 25 25 PB16 IO GPIO port B input/output 16 26 26 PB17 IO GPIO port B input/output 17 36 36 PB18 IO GPIO port B input/output 18 37 37 PB19 IO GPIO port B input/output 19 38 38 PB20 IO GPIO port B input/output 20 41 41	PA31	Ю	GPIO port A input/output 31			5	5
PB6 IO GPIO port B input/output 6 20 20 PB7 IO GPIO port B input/output 7 21 21 PB8 IO GPIO port B input/output 8 22 22 PB9 IO GPIO port B input/output 9 23 23 PB14 IO GPIO port B input/output 14 24 24 PB15 IO GPIO port B input/output 15 25 25 PB16 IO GPIO port B input/output 16 26 26 PB17 IO GPIO port B input/output 17 36 36 PB18 IO GPIO port B input/output 18 37 37 PB19 IO GPIO port B input/output 19 38 38 PB20 IO GPIO port B input/output 20 41 41	PB2	Ю	GPIO port B input/output 2			14	14
PB7 IO GPIO port B input/output 7 21 21 PB8 IO GPIO port B input/output 8 22 22 PB9 IO GPIO port B input/output 9 23 23 PB14 IO GPIO port B input/output 14 24 24 PB15 IO GPIO port B input/output 15 25 25 PB16 IO GPIO port B input/output 16 26 26 PB17 IO GPIO port B input/output 17 36 36 PB18 IO GPIO port B input/output 18 37 37 PB19 IO GPIO port B input/output 19 38 38 PB20 IO GPIO port B input/output 20 41 41	PB3	Ю	GPIO port B input/output 3			15	15
PB8 IO GPIO port B input/output 8 22 22 PB9 IO GPIO port B input/output 9 23 23 PB14 IO GPIO port B input/output 14 24 24 PB15 IO GPIO port B input/output 15 25 25 PB16 IO GPIO port B input/output 16 26 26 PB17 IO GPIO port B input/output 17 36 36 PB18 IO GPIO port B input/output 18 37 37 PB19 IO GPIO port B input/output 19 38 38 PB20 IO GPIO port B input/output 20 41 41	PB6	Ю	GPIO port B input/output 6			20	20
PB9 IO GPIO port B input/output 9 23 23 PB14 IO GPIO port B input/output 14 24 24 PB15 IO GPIO port B input/output 15 25 25 PB16 IO GPIO port B input/output 16 26 26 PB17 IO GPIO port B input/output 17 36 36 PB18 IO GPIO port B input/output 18 37 37 PB19 IO GPIO port B input/output 19 38 38 PB20 IO GPIO port B input/output 20 41 41	PB7	Ю	GPIO port B input/output 7			21	21
PB14 IO GPIO port B input/output 14 24 24 PB15 IO GPIO port B input/output 15 25 25 PB16 IO GPIO port B input/output 16 26 26 PB17 IO GPIO port B input/output 17 36 36 PB18 IO GPIO port B input/output 18 37 37 PB19 IO GPIO port B input/output 19 38 38 PB20 IO GPIO port B input/output 20 41 41	PB8	Ю	GPIO port B input/output 8			22	22
PB15 IO GPIO port B input/output 15 25 25 PB16 IO GPIO port B input/output 16 26 26 PB17 IO GPIO port B input/output 17 36 36 PB18 IO GPIO port B input/output 18 37 37 PB19 IO GPIO port B input/output 19 38 38 PB20 IO GPIO port B input/output 20 41 41	PB9	Ю	GPIO port B input/output 9			23	23
PB16 IO GPIO port B input/output 16 26 26 PB17 IO GPIO port B input/output 17 36 36 PB18 IO GPIO port B input/output 18 37 37 PB19 IO GPIO port B input/output 19 38 38 PB20 IO GPIO port B input/output 20 41 41	PB14	Ю	GPIO port B input/output 14			24	24
PB17 IO GPIO port B input/output 17 36 36 PB18 IO GPIO port B input/output 18 37 37 PB19 IO GPIO port B input/output 19 38 38 PB20 IO GPIO port B input/output 20 41 41	PB15	10	GPIO port B input/output 15			25	25
PB18 IO GPIO port B input/output 18 37 37 PB19 IO GPIO port B input/output 19 38 38 PB20 IO GPIO port B input/output 20 41 41	PB16	Ю	GPIO port B input/output 16			26	26
PB19 IO GPIO port B input/output 19 38 38 PB20 IO GPIO port B input/output 20 41 41	PB17	10	GPIO port B input/output 17			36	36
PB20 IO GPIO port B input/output 20 41 41	PB18	Ю	GPIO port B input/output 18			37	37
	PB19	10	GPIO port B input/output 19			38	38
PB24 IO GPIO port B input/output 24 42 42	PB20	10	GPIO port B input/output 20			41	41
	PB24	Ю	GPIO port B input/output 24			42	42

Table 6-7. I2C Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN
I2C0_SCL	IOD	I2C0 serial clock signal (SCL)	1, 10, 18, 8, 9		17, 18, 19, 2, 36, 40, 5	17, 18, 19, 2, 36, 40, 5
I2C0_SDA	IOD	I2C0 serial data signal (SDA)	10, 24, 9	1, 12, 14, 15	19, 3, 37,	1, 16, 18, 19, 3, 37, 41



Table 6-8. IOMUX Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN
A0_0	I	Input signal to wake the device from SHUTDOWN mode		31	47	47
A0_14	I	Input signal to wake the device from SHUTDOWN mode	13	21	32	32
WAKE	I	Input signal to wake the device from SHUTDOWN mode	12, 13,	19, 2, 20,		1, 18, 19, 2, 3, 30, 31, 32, 33, 4, 5

Table 6-9. Power Management Unit (PMU) Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN
VCORE	PWR	VCORE capacitor connection	23	32	48	48
VDD	PWR	VDD supply	3	4	6	6
VSS	PWR	VSS (ground)	4	5	7	7

Table 6-10. Serial Peripheral Interface (SPI) Signal Descriptions

		lair empheral interface (or i) orginal		3110		
SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN
SPI0_PICO	Ю	SPI0 peripheral in controller out signal	8	13, 18, 9	11, 14, 17, 29, 36	11, 14, 17, 29, 36
SPI0_POCI	Ю	SPI0 peripheral out controller in signal	7, 9	11, 14, 17, 8, 9	10, 11, 13, 18, 28, 38	10, 11, 13, 18, 28, 38
SPI0_SCK	Ю	SPI0 serial clock	10	10, 15, 16	12, 15, 19, 27, 37	12, 15, 19, 27, 37
SPI0_CS0	Ю	SPI0 chip select 0 signal	14, 5, 7, 8	12, 13, 22, 6, 8	10, 16, 17, 33, 8	10, 16, 17, 33, 8
SPI0_CS1	Ю	SPI0 chip select 1 signal	13, 6	16, 21, 7	20, 27, 32, 42, 9	20, 27, 32, 42, 9
SPI0_CS2	Ю	SPI0 chip select 2 signal	18, 20	11, 18, 26, 28	13, 21, 29, 40, 41, 44	13, 21, 29, 40, 41, 44
SPI0_CS3	10	SPI0 chip select 3 signal	1, 17, 19, 6	12, 17, 2, 25, 27, 7	28, 3, 39,	16, 2, 24, 28, 3, 39, 42, 43, 5, 9

Table 6-11. Serial Wire Debug (SWD) Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN
SWCLK	1	Serial wire debug interface clock input signal	16, 21	24, 29	35, 45	35, 45
SWDIO	Ю	Serial wire debug interface data input/output signal	15, 20	23, 28	34, 44	34, 44

Table 6-12. Real-time Clock (RTC) Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN
RTC_OUT	0	Real-time clock output signal	8	13, 17, 31	17, 28, 47	17, 28, 47



Table 6-13. System Controller (SYSCTL) Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN
NRST		Active-low reset signal (must be logic high for the device to start)	2	3	4	4

Table 6-14. Timer (TIMx) Signal Descriptions

SIGNAL	PIN	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN
NAME TIMA0_C0	IO	TIMA0 capture/compare 0 signal	12, 17, 24, 5	1, 12, 20, 25, 6	1, 15, 16, 22, 24,	1, 15, 16, 22, 24,
		This is supraised of signal	1, 14, 18,	11, 13, 2,	31, 39, 8 13, 17, 2,	31, 39, 8
TIMA0_C1	Ю	TIMA0 capture/compare 1 signal	6, 8	22, 26, 7	40, 41, 9	23, 3, 33, 40, 41, 9
TIMA0_C2	Ю	TIMA0 capture/compare 2 signal	11, 15, 6, 9	11, 14, 19, 23, 7	13, 18, 30, 34, 36, 41, 9	13, 18, 30, 34, 36, 41, 9
TIMA0_C3	Ю	TIMA0 capture/compare 3 signal	13, 19, 21, 7	16, 21, 27, 29, 8	10, 14, 27, 3, 32, 42, 43, 45	10, 14, 27, 3, 32, 42, 43, 45
TIMA0_C0N	0	TIMA0 capture/compare 0 complementary output	18, 8	13, 26	17, 23, 40	17, 23, 40
TIMA0_C1N	0	TIMA0 capture/compare 1 complementary output	21, 7	29, 8	10, 42, 45	10, 42, 45
TIMA0_C2N	0	TIMA0 capture/compare 2 complementary output	10, 12, 16, 5	10, 15, 20, 24, 6	12, 19, 31, 35, 37, 8	12, 19, 31, 35, 37, 8
TIMA0_C3N	0	TIMA0 capture/compare 3 complementary output	14, 20, 22, 5	17, 22, 28, 30, 6	15, 28, 33, 44, 46, 5, 8	15, 28, 33, 44, 46, 5, 8
TIMA_FAL0	1	Timer fault input 0	10, 22, 5	10, 12, 15, 30, 6	12, 16, 19, 3, 46, 8	12, 16, 19, 3, 46, 8
TIMA_FAL1	1	Timer fault input 1	24, 5, 9	1, 14, 6, 9	1, 11, 18, 41, 8	1, 11, 18, 41, 8
TIMA_FAL2	1	Timer fault input 2	1	12, 2, 31	16, 2, 20, 47	16, 2, 20, 47
TIMG8_IDX	1	TIMG8 quadrature encoder index pulse signal	1, 11	11, 19, 2	13, 2, 24, 30, 38	13, 2, 24, 30, 38
TIMG0_C0	10	TIMG0 capture/compare 0 signal	15, 19, 24, 9	1, 14, 16, 23, 27, 9	1, 11, 18, 27, 34, 36, 43	1, 11, 18, 27, 34, 36, 43
TIMG0_C1	Ю	TIMG0 capture/compare 1 signal	1, 10, 16, 20	10, 15, 17, 2, 24, 28	12, 19, 2, 28, 35, 37, 44	12, 19, 2, 28, 35, 37, 44
TIMG1_C0	Ю	TIMG1 capture/compare 0 signal	11	19	14, 30	14, 30
TIMG1_C1	Ю	TIMG1 capture/compare 1 signal	12	20	15, 31	15, 31
TIMG8_C0	Ю	TIMG8 capture/compare 0 signal	1, 13, 17, 19, 22, 6	11, 2, 21, 25, 27, 30, 7, 9	11, 13, 2, 20, 25, 32, 39, 43, 46, 9	11, 13, 2, 20, 25, 32, 39, 43, 46, 9



Table 6-14. Timer (TIMx) Signal Descriptions (continued)

SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN
TIMG8_C1	Ю	TIMG8 capture/compare 1 signal	20, 24, 5,	26, 28,	21, 26,	1, 10, 12, 21, 26, 33, 38, 40, 44, 47, 8

Table 6-15. Universal Asynchronous Receiver Transmitter (UART) Signal Descriptions

Table 6 for Gill College of College of Transmitter (67477) Signal Becomptions										
SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN				
UARTO_CTS	I	UART0 clear to send signal	8	13, 18, 9	11, 17, 29, 38	11, 17, 29, 38				
UART0_RTS	0	UART0 ready to send signal	11	10, 12, 19	12, 16, 30	12, 16, 30				
UART0_RX	I	UART0 receive signal (RXD)	1, 10, 12	15, 2, 20	19, 2, 31, 42, 5	19, 2, 31, 42, 5				
UART0_TX	0	UART0 transmit signal (TXD)	11, 24, 9	1, 14, 19	1, 18, 3, 30, 42	1, 18, 3, 30, 42				
UART1_CTS	I	UART1 clear to send signal	17	16, 25	14, 22, 27, 39	14, 22, 27, 39				
UART1_RTS	0	UART1 ready to send signal	18	17, 26	15, 23, 28, 40	15, 23, 28, 40				
UART1_RX	I	UART1 receive signal (RXD)	14, 7, 8	10, 13, 22, 8	10, 12, 17, 21, 33	10, 12, 17, 21, 33				
UART1_TX	0	UART1 transmit signal (TXD)	13, 6	12, 21, 7, 9	11, 16, 20, 32, 9	11, 16, 20, 32, 9				

Table 6-16. Voltage Reference Signal Descriptions

SIGNAL NAME	PIN TYPE	DESCRIPTION	RGE PIN	RHB PIN	RGZ PIN	PT PIN
VREF+	Α	Voltage reference positive input	19	27	43	43
VREF-	Α	Voltage reference negative input	17	25	39	39

6.4 Connections for Unused Pins

Table 6-17 lists the correct termination of unused pins.

Table 6-17. Connection of Unused Pins

PIN ⁽¹⁾	POTENTIAL	COMMENT
PAx, PBx	Open	Set corresponding pin functions to GPIO (PINCMx.PF = 0x1) and configure unused pins to output low or input with internal pullup or pulldown resistor.
NRST	vcc	NRST is an active-low reset signal; the pin must be pulled high to VCC or the device cannot start. For more information, see Section 9.1.

(1) Any unused pin with a function that is shared with general-purpose I/O must follow the "PAx, PBx" unused pin connection guidelines.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
VDD	Supply voltage	At VDD pin, with respect to VSS	-0.3	4.1	V
VI	Input voltage	Applied to any 5V tolerant open-drain pins	-0.3	5.5	V
VI	Input voltage	Applied to any common tolerance pins	-0.3	V _{DD} + 0.3 (4.1 MAX)	V
I_{VDD}	Current into VDD pin	Current into VDD pin -40°C ≤ T _J ≤ 130°C		80	mA
	(source)	-40°C ≤ T _J ≤ 85°C		100	mA
	Current out of VSS pin	-40°C ≤ T _J ≤ 130°C		80	mA
I _{VSS}	(sink)	-40°C ≤ T _J ≤ 85°C		100	mA
	Current for SDIO pin	Current sunk or sourced by SDIO pin		6	mA
I_{IO}	Current for HSIO pin	Current sunk or sourced by HSIO pin	1	6	mA
	Current for ODIO pin	Current sunk by ODIO pin		20	mA
I _D	Supported diode current	Diode current at any device pin	, O	±2	mA
TJ	Junction temperature		-40	130	°C
T _{stg}	Storage temperature ⁽²⁾		-40	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Higher temperatures may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
VDD	Supply voltage (4)	1.62 ⁽⁵⁾		3.6	V
VCORE	Voltage on VCORE pin (2)		1.35		V
C _{VDD}	Capacitor placed between VDD and VSS (1)		10		μF
C _{VCORE}	Capacitor placed between VCORE and VSS (1) (2)		470		nF
+	Ambient temperature, T version	-40		105	°C
T _A	Ambient temperature, S version	-40		125	C
T _J	Max junction temperature, T version			125	°C
TJ	Max junction temperature, S version			130	°C
f _{MCLK}	MCLK, CPUCLK, ULPCLK frequency with 1 flash wait state (3)			32	MHz
	MCLK, CPUCLK, ULPCLK frequency with 0 flash wait states (3)			24	IVI⊓Z

(1) Connect C_{VDD} and C_{VCORE} between VDD/VSS and VCORE/VSS, respectively, as close to the device pins as possible. A low-ESR capacitor with at least the specified value and tolerance of ±20% or better is required for C_{VDD} and C_{VCORE}.



- (2) The VCORE pin must only be connected to C_{VCORE}. Do not supply any voltage or apply any external load to the VCORE pin.
- (3) Wait states are managed automatically by the system controller (SYSCTL) and do not need to be configured by application software.
- (4) There is no dependency on MCLK frequency with respect to VDD recommended operating range.
- (5) Functionality is guaranteed down to V_{BOR0-(min)}.

7.4 Thermal Information

	THERMAL METRIC(1)	PACKAGE	VALUE	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance		TBD	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance		TBD	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	1 OFD 40 (DT)	TBD	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	- LQFP-48 (PT)	TBD	°C/W
Ψ_{JB}	Junction-to-board characterization parameter		TBD	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance		TBD	°C/W
R _{0JA}	Junction-to-ambient thermal resistance		TBD	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance		TBD	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance)/OFN 40 (DOZ)	TBD	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	-VQFN-48 (RGZ)	TBD	°C/W
Ψ_{JB}	Junction-to-board characterization parameter		TBD	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance		TBD	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance		TBD	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance		TBD	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	VQFN-32 (RHB)	TBD	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	VQFN-32 (RHB)	TBD	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	(-	TBD	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance		TBD	°C/W
$R_{\theta JA}$	Junction-to-ambient thermal resistance		TBD	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	1	TBD	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	VOEN 64 (DOE)	TBD	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	-VQFN-24 (RGE)	TBD	°C/W
Ψ_{JB}	Junction-to-board characterization parameter		TBD	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance		TBD	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Supply Current Characteristics

7.5.1 RUN/SLEEP Modes

VDD=3.3V. All inputs tied to 0V or VDD. Outputs do not source or sink any current. All peripherals are disabled.

PARAMETER		MCLK	-40	°C	25	°C	85	°C	105	5°C	125	5°C	UNIT
				TYP	MAX	TYP	MAX	TYP	MAX	TYP	MAX	ONIT	
RUN Mode	RUN Mode												
	MCLK=SYSOSC, CoreMark, execute from flash MCLK=SYSOSC, CoreMark, execute from SRAM	32MHz	TBD										
IDD _{RUN}		4MHz	TBD	mA									
IDDRUN		32MHz	TBD	IIIA									
		4MHz	TBD										



VDD=3.3V. All inputs tied to 0V or VDD. Outputs do not source or sink any current. All peripherals are disabled.

	PARAMETER	MCLK	-40	o°C	25	°C	85	°C	105	5°C	125	5°C	UNIT
	FARAMETER	WICER	TYP	MAX	ONII								
	MCLK=SYSOSC, While(1), execute from flash	32MHz	TBD										
IDD _{RUN} , per MHz	MCLK=SYSOSC, CoreMark, execute from flash	32MHz	TBD	uA/Mhz									
	MCLK=SYSOSC, CoreMark, execute from flash	4MHz	TBD										
SLEEP Mo	de												
IDD	MCLK=SYSOSC. CPU is halted	32MHz	TBD	uA									
IDD _{SLEEP}	WIGER-313030, CFU IS Halled	4MHz	TBD	uA									

7.5.2 STOP/STANDBY Modes

VDD=3.3V. All inputs tied to 0V or VDD. Outputs do not source or sink any current. All peripherals not noted are disabled.

	PARAMETER	ULPCLK	-40	°C	25	°C	85	°C	10	5°C	125	5°C	UNIT
	PARAMETER	ULPCLK	TYP	MAX	UNII								
STOP Mod	e												
IDD _{STOP0}	SYSOSC=32MHz, USE4MHZSTOP=0, DISABLESTOP=0	48411-	TBD										
IDD _{STOP1}	SYSOSC=4MHz, USE4MHZSTOP=1, DISABLESTOP=0	- 4MHz	TBD	uA									
IDD _{STOP2}	SYSOSC off, DISABLESTOP=1, ULPCLK=LFCLK	32kHz	TBD										
STANDBY	Mode												
IDD _{STBY0}	STOPCLKSTBY=0, TIMG0 enabled		TBD										
IDD	STOPCLKSTBY=1, TIMG0 enabled	32kHz	TBD	uA									
IDD _{STBY1}	STOPCLKSTBY=1, GPIOA enabled		TBD										

7.5.3 SHUTDOWN Mode

All inputs tied to 0V or VDD. Outputs do not source or sink any current. Core regulator is powered down.

	PARAMETER		VDD	-40)°C	25	°C	85	°C	105	s°C	125	°C	UNIT
				TYP	MAX	UNII								
	IDD _{SHDN}	Supply current in SHUTDOWN mode	3.3V	TBD	nA									



7.6 Power Supply Sequencing

7.6.1 POR and BOR

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Rising			1	\//uo
dVDD/dt	VDD (supply voltage) slew rate	Falling (2)			0.01	V/µs
		Falling, STANDBY			0.1	V/ms
V _{POR+}	Power-on reset voltage level	Rising (1)	0.95	1.30	1.51	V
V _{POR-}	Power-on reset voltage level	Falling (1)	0.9	1.25	1.48	V
V _{HYS, POR}	POR hysteresis	(1)	30	45	60	mV
V _{BOR0+,}		Cold start, rising (1)	1.48	1.54	1.61	
V _{BOR0+}	Brownout reset voltage level 0 (default level)	Rising (1) (2)	1.55	1.59	1.62	V
V _{BOR0} -		Falling (1) (2)	1.54	1.58	1.61	
V _{BOR0, STBY}	,	STANDBY mode (1)	1.51	1.57	1.61	
V _{BOR1+}	Brownout-reset voltage level 1	Rising (1) (2)	2.13	2.18	2.23	V
V _{BOR1} -	- brownout-reset voltage level 1	Falling (1) (2)	2.10	2.15	2.19	V
V _{BOR2+}	Brownout-reset voltage level 2	Rising (1) (2)	2.72	2.77	2.82	V
V _{BOR2} -	Brownout-reset voltage level 2	Falling (1) (2)	2.69	2.74	2.79	V
V _{BOR3+}	Brownout-reset voltage level 3	Rising (1) (2)	2.88	2.97	3.04	V
V _{BOR3} -	- brownout-reset voltage level 3	Falling (1) (2)	2.85	2.94	3.01	V
\/	Brownout reset hysteresis	Level 0 (1)		15	21	mV
$V_{HYS,BOR}$	Drownout reset hysteresis	Levels 1-3 (1)	77	34	40	IIIV
T _{PD, BOR}	BOR propagation delay	RUN/SLEEP/STOP mode			10	μs
		STANDBY mode			100	μs

- $|dVDD/dt| \le 3V/s$ (1)
- Device operating in RUN, SLEEP, or STOP mode. (2)

7.6.2 Power Supply Ramp

Figure 7-1 shows the relationships of POR-, POR+, BOR0-, and BOR0+ during powerup and powerdown.




Figure 7-1. Power Cycle POR and BOR Conditions



7.7 Flash Memory Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply						
VDD _{PGM/ERASE}	Program and erase supply voltage		1.62		3.6	V
IDD _{ERASE}	Supply current from VDD during erase operation	Supply current delta		2		mA
IDD _{PGM}	Supply current from VDD during program operation	Supply current delta		2.5		mA
Endurance						
NWEC _(LOWER)	Erase/program cycle endurance (lower 32kB flash) (1)		100		7	k cycles
NWEC _(UPPER)	Erase/program cycle endurance (remaining flash) (1)		10	V	3	k cycles
NE _(MAX)	Total erase operations before failure (2)		802			k erase operations
NW _(MAX)	Write operations per word line before sector erase ⁽³⁾				83	write operations
Retention						
t _{RET_85}	Flash memory data retention	-40°C ≤T _j ≤ 85°C	60			years
t _{RET_105}	Flash memory data retention	-40°C ≤T _j ≤ 105°C	11.4			years
Program and Era	ase Timing					
t _{PROG (WORD, 64)}	Program time for flash word (4) (6)		70-	50	275	μs
t _{PROG} (SEC, 64)	Program time for 1kB sector (5) (6)			6.4		ms
t _{ERASE} (SEC)	Sector erase time	≤2k erase/program cycles, T _J ≥25°C	7	4	20	ms
t _{ERASE} (SEC)	Sector erase time	≤10k erase/program cycles, T _J ≥25°C		20	150	ms
t _{ERASE} (SEC)	Sector erase time	≤10k erase/program cycles		20	200	ms
t _{ERASE} (BANK)	Bank erase time	≤10k erase/program cycles		22	220	ms

- (1) The lower 32kB flash address space supports higher erase/program endurance to enable EEPROM emulation applications. On devices with <=32kB flash memory, the entire flash memory supports NWEC_(LOWER) erase/program cycles.
- (2) Total number of cumulative erase operations supported by the flash before failure. A sector erase or bank erase operation is considered to be one erase operation.
- (3) Maximum number of write operations allowed per word line before the word line must be erased. If additional writes to the same word line are required, a sector erase is required once the maximum number of write operations per word line is reached.
- (4) Program time is defined as the time from when the program command is triggered until the command completion interrupt flag is set in the flash controller.
- (5) Sector program time is defined as the time from when the first word program command is triggered until the final word program command completes and the interrupt flag is set in the flash controller. This time includes the time needed for software to load each flash word (after the first flash word) into the flash controller during programming of the sector.
- (6) Flash word size is 64 data bits (8 bytes). On devices with ECC, the total flash word size is 72 bits (64 data bits plus 8 ECC bits).

7.8 Timing Characteristics

VDD=3.3V, T_A=25 °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX UNIT
Wakeup	Timing			·
t _{WAKE} , SLEEP	Wakeup time from SLEEP to RUN (1)		2	cycles
t _{WAKE} .	Wakeup time from STOP1 to RUN (SYSOSC enabled) (1)		14	μѕ
STOP	Wakeup time from STOP2 to RUN (SYSOSC disabled) (1)		13	μs



7.8 Timing Characteristics (continued)

VDD=3.3V, T_A=25 °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
t _{WAKE,} STBY	Wakeup time from STANDBY to RUN		15	μs
t _{WAKE,} SHDN	Wakeup time from SHUTDOWN to RUN	Fast boot enabled	214	μs
t _{WAKE,} SHDN	Wakeup time from SHUTDOWN to RUN	Fast boot disabled	230	μs
Asynchr	onous Fast Clock Request Timing			•
		Mode is SLEEP2	0.9	μs
	Delay time from edge of asynchronous	Mode is STOP1	2.4	μs
t _{DELAY}	request to first 32MHz MCLK edge	Mode is STOP2	0.9	μs
		Mode is STANDBY1	3.2	μs
Startup 7	- Fiming		*.0	'
t _{START,}	Device cold start-up time from reset/	Fast boot enabled	241	μs
RESET	power-up (2)	Fast boot disabled	284	μs
NRST Ti	ming			
t _{RST.}	Minimum pulse length on NRST pin to	ULPCLK≥4MHz	2	μs
BOOTRST	generate BOOTRST	ULPCLK=32kHz	100	μs
t _{RST, POR}	Minimum pulse duration on NRST pin to generate POR		1	s

- (1) The wake-up time is measured from the edge of an external signal (GPIO wake-up event) to the time that the first CPU instruction is executed, with the GPIO glitch filter disabled (FILTEREN=0x0) and fast wake enabled (FASTWAKEONLY=1)
- (2) The start-up time is measured from the time that VDD crosses VBOR0+ (cold start-up) to the time that the first instruction of the user program is executed.



7.9 Clock Specifications

7.9.1 System Oscillator (SYSOSC)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
		SYSOSCCFG.FREQ=00 (BASE)		32	
	Factory trimmed SYSOSC frequency	SYSOSCCFG.FREQ=01		4	
	Llear trimmed SVSOSC fraguency	SYSOSCCFG.FREQ=10, SYSOSCTRIMUSER.FREQ=10		24	MHz
	User trimmed SYSOSC frequency	SYSOSCCFG.FREQ=10, SYSOSCTRIMUSER.FREQ=01		16	
	SYSOSC frequency accuracy when	SETUSEFCL=1, T _A = 25°C	-0.41	0.58	
	frequency correction loop (FCL) is	SETUSEFCL=1, -40°C ≤ T _A ≤ 85°C	-0.80	0.93	%
	enabled and an ideal ROSC resistor is assumed (1) (2)	SETUSEFCL=1, -40°C ≤ T _A ≤ 105°C	-0.80	1.09	70
f _{SYSOSC}	assumed (1) (2)	SETUSEFCL=1, -40°C ≤ T _A ≤ 125°C	-0.80	1.30	
SYSOSC		SETUSEFCL=1, T _A = 25°C, ±0.1% ±25ppm R _{OSC}	-0.5	0.7	
	SYSOSC accuracy when frequency correction loop (FCL) is enabled with	SETUSEFCL=1, -40°C ≤ T _A ≤ 85°C, ±0.1% ±25ppm R _{OSC}	-1.1	1.2	%
	R _{OSC} resistor put at R _{OSC} pin, for factory trimmed frequencies ⁽¹⁾	SETUSEFCL=1, -40°C ≤ T _A ≤ 105°C, ±0.1% ±25ppm R _{OSC}	-1.1	1.4	70
		SETUSEFCL=1, -40° C \leq T _A \leq 125 $^{\circ}$ C, ±0.1% ±25ppm R _{OSC}	7 –1.1	1.7	
	SYSOSC accuracy when frequency correction loop (FCL) is disabled, 32MHz	SETUSEFCL=0, SYSOSCCFG.FREQ=00, -40°C ≤ T _A ≤ 125°C	-2.6	1.8	%
fsysosc	SYSOSC accuracy when frequency correction loop (FCL) is disabled, for factory trimmed frequencies, 4MHz	SETUSEFCL=0, SYSOSCCFG.FREQ=01, -40°C ≤ T _A ≤ 125°C	-2.7	2.3	%
R _{OSC}	External resistor put between ROSC pin and VSS (1)	SETUSEFCL=1		100	kΩ
t _{settle,} sysosc	Settling time to target accuracy (3)	SETUSEFCL=1, ±0.1% 25ppm R _{OSC} ⁽¹⁾		30	us
f _{settle,} sysosc	f _{SYSOSC} additional undershoot accuracy during t _{settle} ⁽³⁾	SETUSEFCL=1, ±0.1% 25ppm R _{OSC} ⁽¹⁾	-11		%

- (1) The SYSOSC frequency correction loop (FCL) enables high SYSOSC accuracy via an external reference resistor (R_{OSC}) which must be connected between the device ROSC pin and VSS when using the FCL. Accuracies are shown for a ±0.1% ±25ppm R_{OSC}; relaxed tolerance resistors may also be used (with reduced SYSOSC accuracy). See the SYSOSC section of the technical reference manual for details on computing SYSOSC accuracy for various R_{OSC} accuracies. R_{OSC} does not need to be populated if the FCL is not enabled.
- (2) Represents the device accuracy only. The tolerance and temperature drift of the ROSC resistor used must be combined with this spec to determine final accuracy. Performance for a ±0.1% ±25ppm R_{OSC} is given as a reference point.
- (3) When SYSOSC is waking up (for example, when exiting a low power mode) and FCL is enabled, the SYSOSC will initially undershoot the target frequency f_{SYSOSC} by an additional error of up to f_{settle,SYSOSC} for the time t_{settle,SYSOSC}, after which the target accuracy is achieved.

7.9.2 Low Frequency Oscillator (LFOSC)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	LFOSC frequency			32768		Hz
f _{LFOSC}	LEOSC converse	-40 °C ≤ T _A ≤ 125 °C	- 5		5	%
	LFOSC accuracy	-40 °C ≤ T _A ≤ 85 °C	-3		3	%



7.9.2 Low Frequency Oscillator (LFOSC) (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{start,} LFOSC	LFOSC start-up time			1.7		ms

7.10 Digital IO

7.10.1 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		ODIO (1)	VDD≥1.62V	0.7×VDD	7 10	5.5	V
V _{IH}	High-level input voltage	ODIO (1)	VDD≥2.7V	2		5.5	V
* 111	. ng. ris is in par is nage	All I/O except ODIO & Reset	VDD≥1.62V	0.7×VDD	VDE	0+0.3	V
		ODIO	VDD≥1.62V	-0.3	0.3×	VDD	V
V _{IL}	Low-level input voltage	ODIO	VDD≥2.7V	-0.3		0.8	V
- 12		All I/O except ODIO & Reset	VDD≥1.62V	-0.3	0.3×	VDD	V
		ODIO		0.05×VDD			V
V _{HYS}	Hysteresis	All I/O except ODIO		0.1×VDD			V
I _{lkg}	High-Z leakage current	SDIO ⁽²⁾ (3)			=	£50 <mark>(4)</mark>	nA
R _{PU}	Pull up resistance	All I/O except ODIO			40		kΩ
R _{PD}	Pull down resistance				40		kΩ
Cı	Input capacitance				5		pF
		SDIO	VDD≥2.7V, I _{IO} _{,max} =6mA VDD≥1.71V, I _{IO} _{,max} =2mA VDD≥1.62V, I _{IO} _{,max} =1.5mA -40°C ≤T _J ≤25°C VDD≥2.7V, I _{IO} _{,max} =6mA	VDD-0.4			
			VDD≥1.71V, _{I O} _{,max} =2mA VDD≥1.62V, _{I O} _{,max} =1.5mA -40°C ≤T _J ≤130°C	VDD-0.45			
V	High lavel output valtege		VDD≥2.7V, DRV=1, I _{IO} _{,max} =6mA VDD≥1.71V, DRV=1, I _{IO} _{,max} =3mA VDD≥1.62V, DRV=1, I _{IO} _{,max} =2mA -40°C ≤T _J ≤25°C	VDD-0.4			V
V _{OH}	High-level output voltage	HGIO	VDD≥2.7V, DRV=1, I _{IO} _{,max} =6mA VDD≥1.71V, DRV=1, I _{IO} _{,max} =3mA VDD≥1.62V, DRV=1, I _{IO} _{,max} =2mA -40°C ≤T _J ≤130°C	VDD-0.4			v
		HSIO	VDD≥2.7V, DRV=0, $ I_{IO} _{,max}$ =4mA VDD≥1.71V, DRV=0, $ I_{IO} _{,max}$ =2mA VDD≥1.62V, DRV=0, $ I_{IO} _{,max}$ =1.5mA -40°C ≤T _J ≤25°C	VDD-0.45			
			VDD≥2.7V, DRV=0, I _{IO} _{,max} =4mA VDD≥1.71V, DRV=0, I _{IO} _{,max} =2mA VDD≥1.62V, I _{IO} _{,max} =1.5mA -40°C ≤T _J ≤130°C	VDD-0.45			



7.10.1 Electrical Characteristics (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	1 , , ,	rest conditions	MIN	TYP	MAX	UNIT
		SDIO	VDD≥2.7V, I _{IO} _{,max} =6mA VDD≥1.71V, I _{IO} _{,max} =2mA VDD≥1.62V, I _{IO} _{,max} =1.5mA -40°C ≤T _J ≤25°C			0.4	
		SDIO	VDD≥2.7V, I _{IO} _{,max} =6mA VDD≥1.71V, I _{IO} _{,max} =2mA VDD≥1.62V, I _{IO} _{,max} =1.5mA -40°C ≤T _J ≤130°C			0.45	
			VDD≥2.7V, DRV=1, I _{IO} _{,max} =6mA VDD≥1.71V, DRV=1, I _{IO} _{,max} =3mA VDD≥1.62V, DRV=1, I _{IO} _{,max} =2mA T _J ≤85°C		70	0.4	
V _{OL}	Low-level output voltage	HSIO	VDD≥2.7V, DRV=1, I _{IO} _{,max} =6mA VDD≥1.71V, DRV=1, I _{IO} _{,max} =3mA VDD≥1.62V, DRV=1, I _{IO} _{,max} =2mA -40°C ≤T _J ≤130°C		0.45	V	
		HSIO VDD≥2.7V, DRV=0, I _{IO} _{,max} =4mA VDD≥1.71V, DRV=0, I _{IO} _{,max} =2mA VDD≥1.62V, DRV=0, I _{IO} _{,max} =1.5mA T _J ≤85°C			0.4		
			VDD≥2.7V, DRV=0, I _{IO} _{,max} =4mA VDD≥1.71V, DRV=0, I _{IO} _{,max} =2mA VDD≥1.62V, DRV=0, I _{IO} _{,max} =1.5mA -40°C ≤T _J ≤130°C	SOL		0.45	
		ODIO	VDD≥2.7V, I _{OL,max} =8mA VDD≥1.71V, I _{OL,max} =4mA -40°C ≤T _J ≤25°C			0.4	
		ODIO	VDD≥2.7V, I _{OL,max} =8mA VDD≥1.71V, I _{OL,max} =4mA -40°C ≤T _J ≤130°C			0.45	

- (1) I/O Types: ODIO = 5V-Tolerant Open-Drain , SDIO = Standard-Drive , HSIO = High-Speed
- (2) The leakage current is measured with VSS or VDD applied to the corresponding pins, unless otherwise noted.
- (3) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.
- (4) This value is for SDIO not muxed with any analog inputs. If the SDIO is muxed with analog inputs then the leakage can be as high as 100nA.

7.10.2 Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP MAX	UNIT
		SDIO (1)	VDD ≥ 1.71V, C _L = 20pF		16	
		3010 (1)	VDD ≥ 2.7V, CL= 20pF		32	
£	Dort output fraguancy	HSIO	VDD ≥ 1.71V, DRV = 0, CL= 20pF		16	MHz
f _{max}	Port output frequency		VDD ≥ 1.71V, DRV = 1, CL= 20pF		24	IVITZ
			VDD ≥ 2.7V, DRV = 0, CL= 20pF		32	
		ODIO	VDD ≥ 1.71V, FM ⁺ , CL= 20pF - 100pF		1	
t _r ,t _f	Output rise/fall time	All output ports except ODIO	VDD ≥ 1.71V		0.3×f _{max}	s
t _f	Output fall time	ODIO	VDD ≥ 1.71V, FM ⁺ , CL= 20pF-100pF	20×VDD/5.5	120	ns

(1) I/O Types: ODIO = 5V-Tolerant Open-Drain , SDIO = Standard-Drive , HSIO = High-Speed



7.11 Analog Mux VBOOST

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		MCLK/ULPCLK is LFCLK	0.8			
I _{VBST}	I _{VBST} VBOOST current adder			μΑ		
t _{START,VBST}	VBOOST startup time			12		us

7.12 ADC

7.12.1 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), all TYP values are measured at 25°C and all accuracy parameters are measured using 12-bit resolution mode (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vin _(ADC)	Analog input voltage range ⁽¹⁾	Applies to all ADC analog input pins	0	5	VDD	V
		V _{R+} sourced from VDD	1,0	VDD		V
V _{R+}	Positive ADC reference voltage	V _{R+} sourced from external reference pin (VREF+)	1.4		VDD	V
		V _{R+} sourced from internal reference (VREF)	X	VREF		V
V _{R-}	Negative ADC reference voltage		2	0		V
F _S	ADC sampling frequency	RES = 0x0 (12-bit mode), External Reference			1.68	Msps
(2)	Operating supply current	F _S = 1MSPS, Internal reference OFF, V _{R+} = VDD		454	600	μA
I _(ADC) (2)	into VDD terminal	F _S = 200ksps, Internal reference ON, V _{R+} = VREF = 2.5V		300	435	μА
C _{S/H}	ADC sample-and-hold capacitance			3.3	7	pF
Rin	ADC sampling switch resistance			0.5	1	kΩ
ENOD	Cff - still - street - s - f bits	Internal reference, V _{R+} = VREF = 2.5V, F _{in} = 10kHz	10	10.2		L:A
ENOB	Effective number of bits	External reference, F _{in} = 10kHz ⁽³⁾	11	11.1		bit
SNR	Ciamal to mains ratio	External reference (3)	68	71		dB
SNK	Signal-to-noise ratio	Internal reference, V _{R+} = VREF = 2.5V	63 65			ав
		External reference ⁽³⁾ , VDD = VDD _(min) to VDD _(max)	63	68		
PSRR _{DC}	Power supply rejection ratio, DC	VDD = VDD _(min) to VDD _(max) Internal reference, V _{R+} = VREF = 2.5V	49	55		dB
		External reference ⁽³⁾ , ΔVDD = 0.1V at 1kHz		61		
PSRR _{AC}	Power supply rejection ratio, AC	Δ VDD = 0.1V at 1kHz Internal reference, V _{R+} = VREF = 2.5V		49		dB
T _{wakeup}	ADC Wakeup Time	Assumes internal reference is active		1		μs
V _{SupplyMon}	Supply Monitor voltage divider (VDD/3) accuracy	ADC input channel: Supply Monitor ⁽⁴⁾	-1.5		+1.5	%
I _{SupplyMon}	Supply Monitor voltage divider current consumption	ADC input channel: Supply Monitor		10		μА

- (1) The analog input voltage range must be within the selected ADC reference voltage range V_{R+} to V_{R-} for valid conversion results.
- (2) The internal reference (VREF) supply current is not included in current consumption parameter I_(ADC).
- (3) All external reference specifications are measured with V_{R+} = VREF+ = VDD = 3.3V and V_{R-} = VREF- = VSS = 0V and external 1uF cap on VREF+ pin
- (4) Analog power supply monitor. Analog input on channel 15 is disconnected and is internally connected to the voltage divider which is VDD/3.

7.12.2 Switching Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
f _{ADCCLK}	ADC clock frequency		4	32	MHz
t _{ADC trigger}	Software trigger minimum width		3		ADCCLK cycles



7.12.2 Switching Characteristics (continued)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	Т	MIN	TYP	MAX	UNIT	
t _{Sample}	Sampling time without OPA	12-bit mode, R _S	156			ns	
	Sampling time with OPA (1)	12-bit mode	GBW = 0x1, PGA gain = x1	0.31			μs
^T Sample_PGA			GBW = 0x1, PGA gain = x32	1.5			μs
t _{Sample_GPAMP}	Sampling time with GPAMP	12-bit mode		2.5			μs
t _{Sample_SupplyMon}	Sample time with Supply Monitor (VDD/3)	12-bit mode		3			μs

Only applies for devices with OPA

7.12.3 Linearity Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted), all TYP values are measured at 25°C and all linearity parameters are measured using 12-bit resolution mode (unless otherwise noted) (1)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
Eı	Integral linearity error (INL)	External reference (2)	-2.0	+2.0	LSB
E _D	Differential linearity error (DNL) No missing codes	External reference (2)	-1.0	+1.0	LSB
Eo	Offset error	External reference (2)	-3	3	mV
- 0	Offiset error	Internal reference, V _{R+} = VREF = 2.5V	-3	3	mV
E _G	Gain error	External reference (2)	-3	3	LSB

- Total Unadjusted Error (TUE) can be calculated from E_I, E_O, and E_G using the following formula: TUE = $\sqrt{(E_I^2 + |E_O|^2 + E_G^2)}$ Note: You must convert all of the errors into the same unit, usually LSB, for the above equation to be accurate
- All external reference specifications are measured with VR+ = VREF+ = VDD = 3.3V and VR- = VREF- = VSS = 0V and external 1µF cap on VREF+ pin

7.12.4 Typical Connection Diagram




Figure 7-2. ADC Input Network

- 1. Refer to ADC Electrical Characteristics for the values of R_{in} and $C_{\text{S/H}}$
- Refer to Digital IO Electrical Characteristics for the value of C_I
- C_{par} and R_{par} represent the parasitic capacitance and resistance of the external ADC input circuitry

Use the following equations to solve for the minimum sampling time (T) required for an ADC conversion:

- 1. Tau = $(R_{par} + R_{in}) \times C_{S/H} + R_{par} \times (C_{par} + C_I)$ 2. K= $In(2^n/Settling error) In((C_{par} + C_I)/C_{S/H})$
- 3. T (Min sampling time) = K × Tau



7.13 Temperature Sensor

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TS _{TRIM} Factory trim temperature ⁽¹⁾		ADC and VREF configuration: RES=0 (12-bit mode), VRSEL=2h (internal VREF), BUFCONFIG=1h (1.4V VREF), ADC t _{Sample} =12.5µs	27	30	33	°C
TS _c	Temperature coefficient		-1.84	-1.75	-1.66	mV/°C
t _{SET, TS}	Temperature sensor settling time (2)			2.5	10	us

- (1) Higher absolute accuracy may be achieved through user calibration.
- (2) This is the maximum time required for the temperature sensor to settle when measured by the ADC. It may be used to specify the minimum ADC sample time when measuring the temperature sensor.

7.14 VREF

7.14.1 Voltage Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDD	Minimum supply voltage needed for	BUFCONFIG = 1	1.62			\/
VDD _{min}	VREF operation	BUFCONFIG = 0	2.7			V
VDEE		BUFCONFIG = 1	1.379	1.4	1.421	\/
VREF	Voltage reference output voltage	BUFCONFIG = 0	2.462	2.5	2.538	V

7.14.2 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
I _{VREF}	VREF operating supply current	BUFCONFIG = {0, 1}, No load		74	100	μΑ	
TC _{VREF}	Temperature coefficient of VREF (1)	BUFCONFIG = {0, 1}			200	ppm/°C	
TC _{drift}	Long term VREF drift	Time = 1000 hours, BUFCONFIG = {0, 1}, T = 25°C			300	ppm	
PSRR _{DC}	VREF Power supply rejection ratio,	VDD = 1.7V to VDDmax, BUFCONFIG = 1	59	64		dB	
FSKKDC	DC	VDD = 2.7V to VDDmax, BUFCONFIG = 0	49	53		uБ	
\/	RMS noise at VREF output (0.1Hz	BUFFCONFIG = 1		500		u\/rma	
V _{noise}	to 100MHz)	BUFFCONFIG = 0		750		- μVrms	
ADC F _S	Max supported ADC sampling frequency	Using VREF as ADC reference			200	ksps	
T _{startup}	VREF startup time	BUFCONFIG = {0, 1}, VDD = 2.8V			15	us	

⁽¹⁾ The temperature coefficient of the VREF output is the sum of TC_{VRBUF} and the temperature coefficient of the internal bandgap reference.

7.15 I2C

7.15.1 I2C Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS	Standard mode		Fast mode		Fast mode plus		UNIT
		TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII
f _{I2C}	I2C input clock frequency	I2C in Power Domain0	2	32	8	32	20	32	MHz
f _{SCL}	SCL clock frequency			0.1		0.4		1	MHz
t _{HD,STA}	Hold time (repeated) START		4		0.6		0.26		us
t _{LOW}	Low period of the SCL clock		4.7		1.3		0.5		us



7.15.1 I2C Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	Standard	mode	Fast mo	ode	Fast mode	plus	UNIT
	PARAMETERS	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNII
t _{HIGH}	High period of the SCL clock		4		0.6		0.26		us
t _{SU,STA}	Setup time for a repeated START		4.7		0.6		0.26		us
t _{HD,DAT}	Data hold time		0		0		0		ns
t _{SU,DAT}	Data setup time		250		100		50	,	ns
t _{SU,STO}	Setup time for STOP		4		0.6		0.26		us
t _{BUF}	Bus free time between a STOP and START condition		4.7		1.3		0.5	2	us
t _{VD;DAT}	Data valid time			3.45		0.9		0.45	us
t _{VD;ACK}	Data valid acknowledge time			3.45		0.9		0.45	us

7.15.2 I2C Filter

over operating free-air temperature range (unless otherwise noted)

PARAMETERS		TEST CONDITIONS		MIN	TYP	MAX	UNIT
Pulse duration of spikes suppressed by		AGFSELx = 0			6		ns
	AGFSELx = 1			14	35	ns	
T _{SP}	input filter	AGFSELx = 2		700	22	60	ns
		AGFSELx = 3			35	90	ns

7.15.3 I²C Timing Diagram




Figure 7-3. I2C Timing Diagram

7.16 SPI

7.16.1 SPI

over operating free-air temperature range (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SPI						
f _{SPI}	SPI clock frequency	Clock max speed = 32MHz 1.62 < VDD < 3.6V Controller mode			16	MHz
f _{SPI}	SPI clock frequency	Clock max speed = 32MHz 1.62 < VDD < 3.6V Peripheral mode			16	MHz
DC _{SCK}	SCK Duty Cycle		40	50	60	%
Controlle	r		•			



7.16.1 SPI (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	MIN	TYP MAX	UNIT
t _{scLK_H/L}	SCLK High or Low time		(tSPI/2) - 1	tSPI / 2 (tSPI/2) + 1	ns
t _{SU.CI}	POCI input data setup time (1)	2.7 < VDD < 3.6V, delayed sampling enabled	1		- ns
		1.62 < VDD < 2.7V, delayed sampling enabled	1		
t _{su.cı}	POCI input data setup time (1)	2.7 < VDD < 3.6V, no delayed sampling	27		no
		1.62 < VDD < 2.7V, no delayed sampling	35		ns
t _{HD.CI}	POCI input data hold time		9		ns
t _{VALID.CO}	PICO output data valid time (2)			10	ns
t _{HD.CO}	PICO output data hold time (3)		1		ns
Peripheral				,,0	
t _{CS.LEAD}	CS lead-time, CS active to clock		8		ns
t _{CS.LAG}	CS lag time, Last clock to CS inactive		1	0	ns
t _{cs.acc}	CS access time, CS active to POCI data out			23	ns
t _{CS.DIS}	CS disable time, CS inactive to POCI high impedance		9	19	ns
t _{SU.PI}	PICO input data setup time		7		ns
t _{HD.PI}	PICO input data hold time		31.25		ns
t _{VALID.PO}	POCI output data valid time ⁽²⁾	2.7 < VDD < 3.6V		24	ns
t _{VALID.PO}	POCI output data valid time ⁽²⁾	1.62 < VDD < 2.7V		31	ns
t _{HD.PO}	POCI output data hold time ⁽³⁾		5		ns

- The POCI input data setup time can be fully compensated when delayed sampling feature is enabled. (1)
- (2) Specifies the time to drive the next valid data to the output after the output changing SCLK clock edge
- Specifies how long data on the output is valid after the output changing SCLK clock edge

7.16.2 SPI Timing Diagram




Figure 7-4. SPI Timing Diagram - Controller Mode






Figure 7-5. SPI Timing Diagram - Peripheral Mode

7.17 UART

over operating free-air temperature range (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{UART}	UART input clock frequency				32	MHz
f _{BITCLK}	BITCLK clock frequency(equals baud rate in MBaud)				4	MHz
		AGFSELx = 0		6		ns
	Pulse duration of spikes	AGFSELx = 1		14	35	ns
t _{SP} suppressed by input filter	AGFSELx = 2		22	60	ns	
		AGFSELx = 3		35	90	ns

7.18 TIMx

over operating free-air temperature range (unless otherwise noted)

	PARAMETERS	TEST CONDITIONS	MIN	TYP MAX	UNIT
+	Timer resolution time	f _{TIMxCLK} = 32MHz	31.25		ns
l _{res}	Timer resolution time		1		$t_{TIMxCLK}$
t _{res}	Timer resolution time	TIMx with 16bit counter		16	bit
+	16-bit counter clock period	f _{TIMxCLK} = 32MHz	0.03125	2048	us
tCOUNTER	ro-bit counter clock period		1	65536	t _{TIMxCLK}

7.19 Emulation and Debug

7.19.1 SWD Timing

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{SWD}	SWD frequency				10	MHz



8 Detailed Description

The following sections describe all of the components that make up the devices in this data sheet. The peripherals integrated into these devices are configured by software through Memory Mapped Registers (MMRs). For more details, see the corresponding chapter of the MSPMO L-Series 32MHz Microcontrollers Technical Reference Manual.

8.1 CPU

The CPU subsystem (MCPUSS) implements an Arm Cortex-M0+ CPU, an instruction prefetch and cache, a system timer, and interrupt management features. The Arm Cortex-M0+ is a cost-optimized 32-bit CPU that delivers high performance and low power to embedded applications. Key features of the CPU Sub System include:

- Arm Cortex-M0+ CPU supports clock frequencies from 32kHz to 32MHz
 - ARMv6-M Thumb instruction set (little endian) with single-cycle 32×32 multiply instruction
 - Single-cycle access to GPIO registers through Arm single-cycle IO port
- Prefetch logic to improve sequential code execution, and I-cache with 2 64-bit cache lines
- System timer (SysTick) with 24-bit down counter and automatic reload
- Nested vectored interrupt controller (NVIC) with 4 programmable priority levels and tail chaining
- · Interrupt groups for expanding the total interrupt sources, with jump index for low interrupt latency

8.2 Operating Modes

MSPM0 MCUs provide five main operating modes (power modes) to allow for optimization of the device power consumption based on application requirements. In order of decreasing power, the modes are: RUN, SLEEP, STOP, STANDBY, and SHUTDOWN. The CPU is active executing code in RUN mode. Peripheral interrupt events can wake the device from SLEEP, STOP, or STANDBY mode to the RUN mode. SHUTDOWN mode completely disables the internal core regulator to minimize power consumption, and wake is only possible via NRST, SWD, or a logic level match on certain IOs. RUN, SLEEP, STOP, and STANDBY modes also include several configurable policy options (for example, RUN.x) for balancing performance with power consumption.

To further balance performance and power consumption, MSPM0 devices implement two power domains: PD1 (for the CPU, memories, and high performance peripherals), and PD0 (for low speed, low power peripherals). PD1 is always powered in RUN and SLEEP modes, but is disabled in all other modes. PD0 is always powered in RUN, SLEEP, STOP, and STANDBY modes. PD1 and PD0 are both disabled in SHUTDOWN mode.

8.2.1 Functionality by Operating Mode

Supported functionality in each operating mode is given in Table 8-1.

Functional key:

- EN: The function is enabled in the specified mode.
- DIS: The function is disabled (either clock or power gated) in the specified mode, but the function's configuration is retained.
- OPT: The function is optional in the specified mode, and remains enabled if configured to be enabled.
- NS: The function is not automatically disabled in the specified mode, but its use is not supported.
- **OFF**: The function is fully powered off in the specified mode, and no configuration information is retained.

Table 8-1. Supported Functionality by Operating Mode

Operating Mode		RUN		SLEEP		STOP		STANDBY		z			
		RUNO	RUN1	RUN2	SLEEPO	SLEEP1	SLEEP2	STOP0	STOP1	STOP2	STANDBY0	STANDBY1	SHUTDOW
Oscillators	SYSOSC	EN	EN	DIS	EN	EN	DIS	OPT ⁽¹⁾	EN	DIS	DIS	DIS	OFF
Oscillators	LFOSC						EN						OFF



Table 8-1. Supported Functionality by Operating Mode (continued)

	RUN			SLEEP			STOP STAI			NDBY	z		
Operati	ng Mode	RUNO	RUN1	RUN2	SLEEPO	SLEEP1	SLEEP2	STOP0	STOP1	STOP2	STANDBY0	STANDBY1	SHUTDOWN
	CPUCLK	32M	32k	32k				D	IS				OFF
	MCLK to PD1	32M	32k	32k	32M	32k	32k			DIS			OFF
	ULPCLK to PD0	32M	32k	32k	32M	32k	32k	4M ⁽¹⁾	4M	3	2k	DIS	OFF
Clocks	ULPCLK to TIMG0/1	32M	32k	32k	32M	32k	32k	4M ⁽¹⁾	4M		32k		OFF
	MFCLK	OPT	D	IS	OPT	D	IS	0	PT		DIS	60	OFF
	LFCLK					3:	2k					DIS	OFF
	LFCLK to TIMG0/1						32k				,0		OFF
	MCLK Monitor					Ol	РΤ					DIS	OFF
	POR Monitor							EN		٠.(5		
PMU	BOR Monitor						EN				>		OFF
	Core Regulator	FULL DRIVE				REDUCED DRIVE LOW DRIVE			DRIVE	OFF			
CPU		EN DIS						OFF					
Cana Funations	DMA	OF			PT				NS (trig	gers su	oported)		OFF
Core Functions	Flash	EN						7-	DIS			OFF	
	SRAM	EN				DIS				OFF			
	SPI0	OPT						DIS			OFF		
PD1 Peripherals	TRNG	OPT								DIS			OFF
- Chiphoraio	CRC		OPT					DIS					OFF
	LFSS (RTC_B, IWDT)			17	<u> </u>		OPT						OFF
	AESADV				7		OPT						OFF
	KEYSTORE		OPT								OFF		
PD0	TIMG0/1/8					2.90	OPT						OFF
Peripherals	TIMA0						OPT						OFF
	UART0/1			7 /-		OI	PT					OPT ⁽²⁾	OFF
	I2C0			7	0	OI	PT					OPT ⁽²⁾	OFF
	GPIOA, GPIOB				X	OI	PT					OPT ⁽²⁾	OFF
	WWDT0			7 3		Ol	PT					DIS	OFF
Analog	ADC0	OPT NS (triggers supporte		pported)	OFF								
IOMUX and IO \	Wakeup	K		5			EN			,			DIS w/ WAKE
Wake Sources			N/A)		ANY IRO)			PD0 IR0	Q		IOMUX, NRST, SWD

⁽¹⁾ If STOP0 is entered from RUN1 (SYSOSC enabled but MCLK sourced from LFCLK), SYSOSC remains enabled as in RUN1 and ULPCLK remains at 32kHz as in RUN1. If STOP0 is entered from RUN2 (SYSOSC was disabled and MCLK was sourced from LFCLK), SYSOSC remains disabled as in RUN2 and ULPCLK remains at 32kHz as in RUN2.

8.3 Security

This device offers several security features, including:

⁽²⁾ When using the STANDBY1 policy for STANDBY, only TIMG0, TIMG1, TIMG8, and TIMA0 are clocked. Other PD0 peripherals can generate an asynchronous fast clock request upon external activity but are not actively clocked.



- · Debug security
- Device identify
- Crypto acceleration
- True random number generation
- Flash write-erase protection
- · Flash read-execute protection
- Flash IP protection
- SRAM write-execute mutual exclusion
- Secure boot
- Secure firmware update
- · Secure key storage
- · Customer secure code

For more details, see the Security chapter of the MSPM0 L-Series 32-MHz Microcontrollers Technical Reference Manual.

8.4 Power Management Unit (PMU)

The power management unit (PMU) generates the internally regulated core supplies for the device and provides supervision of the external supply (VDD). The PMU also contains the bandgap voltage reference used by the PMU itself as well as analog peripherals. Key features of the PMU include:

- Power-on reset (POR) supply monitor
- Brownout reset (BOR) supply monitor with early warning capability using three programmable thresholds
- Core regulator with support for RUN, SLEEP, STOP, and STANDBY operating modes to dynamically balance performance with power consumption
- Parity-protected trim to immediately generate a power-on reset (POR) in the event that a power management trim is corrupted

For more details, see the PMU chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.5 Clock Module (CKM)

The clock module provides the following oscillators:

- LFOSC: Internal low-frequency oscillator (32kHz)
- SYSOSC: Internal high-frequency oscillator (4MHz or 32MHz with factory trim, 16MHz or 24MHz with user trim)

The following clocks are distributed by the clock module for use by the processor, bus, and peripherals:

- MCLK: Main system clock for PD1 peripherals, derived from SYSOSC or LFCLK, active in RUN and SLEEP modes
- CPUCLK: Clock for the processor (derived from MCLK), active in RUN mode
- ULPCLK: Ultra-low power clock for PD0 peripherals, active in RUN, SLEEP, STOP, and STANDBY modes
- MFCLK: 4MHz fixed mid-frequency clock for peripherals, available in RUN, SLEEP, and STOP modes
- LFCLK: 32kHz fixed low-frequency clock for peripherals or MCLK, active in RUN, SLEEP, STOP, and STANDBY modes
- ADCCLK: ADC clock, available in RUN, SLEEP and STOP modes
- CLK OUT: Used to output a clock externally, available in RUN, SLEEP, STOP, and STANDBY modes

For more details, see the CKM chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.6 DMA

The direct memory access (DMA) controller allows movement of data from one memory address to another without CPU intervention. For example, the DMA can be used to move data from ADC conversion memory to SRAM. The DMA reduces system power consumption by allowing the CPU to remain in low power mode, without having to awaken to move data to or from a peripheral.



The DMA in these devices support the following key features:

- 3 independent DMA transfer channels
 - 1 full-feature channel (DMA0), supporting repeated transfer modes
 - 2 basic channels (DMA1, DMA2), supporting single transfer modes
- Configurable DMA channel priorities
- Byte (8-bit), short word (16-bit), word (32-bit) and long word (64-bit) or mixed byte and word transfer capability
- Transfer counter block size supports up to 64k transfers of any data type
- Configurable DMA transfer trigger selection
- · Active channel interruption to service other channels
- Early interrupt generation for ping-pong buffer architecture
- · Cascading channels upon completion of activity on another channel
- Stride mode to support data re-organization

Table 8-2 lists the available triggers for the DMA which are configured using the DMATCTL.DMATSEL control bits in the DMA memory mapped registers.

Table 8-2. DMA Trigger Mapping

Table 6 2. Bliff Higger Mapping						
DMACTL.DMATSEL	Trigger Source					
0	N/A					
1	Generic Subscriber 0 (FSUB_0)					
2	Generic Subscriber 0 (FSUB_1)					
3	AES Publisher 1					
4	AES Publisher 2					
5	ADC0 Publisher 1					
6	I2C0 Publisher 1					
7	I2C0 Publisher 2					
8	SPI0 Publisher 1					
9	SPI1 Publisher 2					
10	UART0 Publisher 1					
11	UART0 Publisher 2					
12	UART1 Publisher 1					
13	UART1 Publisher 2					

8.7 Events

The event manager transfers digital events from one entity (for example, a peripheral) to another (for example, a second peripheral, the DMA or the CPU). The event manager implements event transfer through a defined set of event publishers (generators) and subscribers (receivers) that are interconnected through an event fabric containing a combination of static and programmable routes.

Events that are transferred by the event manager include:

- · Peripheral event transferred to the CPU as an interrupt request (IRQ) (Static Event)
 - Example: GPIO interrupt is sent to the CPU
- Peripheral event transferred to the DMA as a DMA trigger (DMA Event)
 - Example: UART data receive trigger to DMA to request a DMA transfer
- Peripheral event transferred to another peripheral to directly trigger an action in hardware (Generic Event)
 - Example: TIMx timer peripheral publishes a periodic event to the ADC subscriber port, and the ADC uses the event to trigger start-of-sampling

For more details, see the Event chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.



Table 8-3. Generic Event Channels

A generic route is either a point-to-point (1:1) route or a point-to-two (1:2) splitter route in which the peripheral publishing the event is configured to use one of several available generic route channels to publish the event to another entity (or entities, in the case of a splitter route). An entity can be another peripheral, a generic DMA trigger event, or a generic CPU event.

CHANID	Generic Route Channel Selection	Channel Type
0	No generic event channel selected	N/A
1	Generic event channel 1 selected	1:1
2	Generic event channel 2 selected	1:1
3	Generic event channel 3 selected	1 : 2 (splitter)

8.8 Memory

8.8.1 Memory Organization

summarizes the memory map of the devices. For more information about the memory region detail, see the Platform Memory Map section in the MSPM0 L-Series 32-MHz Microcontrollers Technical Reference Manual .

Table 8-4. Memory Organization

MEMORY REGION	SUBREGION	MSPM0L1116	MSPM0L1117
Code (Flash Bank 0)	MAIN ECC Corrected	64KB - 8B 0x0000.0000 to 0x0000.7FF8	64KB - 8B 0x0000.0000 to 0x0000.FFF8
	MAIN ECC Uncorrected	0x0040.0000 to 0x0040.7FF8	0x0040.0000 to 0x0040.FFF8
Code (Flash Bank 1)	MAIN ECC Corrected	64KB - 8B 0x0001.0000 to 0x0001.7FF8	64KB - 8B 0x0001.0000 to 0x0001.FFF8
	MAIN ECC Uncorrected	0x0041.0000 to 0x0041.7FF8	0x0041.0000 to 0x0041.FFF8
SRAM (SRAM)	Default	16KB 0x2000.0000 to 0x2000.3FFF	16KB 0x2000.0000 to 0x2000.3FFF
	Peripherals	0x4000.4000 to 0x4086.1FFF	0x4000.4000 to 0x4086.1FFF
	MAIN ECC code (Bank 0)	0x4180.0000 to 0x4180.FFFF	0x4180.0000 to 0x4180.FFFF
	MAIN ECC code (Bank 1)	0x4180.1000 to 0x4181.FFFF	0x4180.1000 to 0x4181.FFFF
Davishaval	NONMAIN Corrected	512 bytes 0x41C0.0000 to 0x41C0.03FF	512 bytes 0x41C0.0000 to 0x41C0.03FF
Peripheral	NONMAIN Uncorrected	0x41C1.0000 to 0x41C1.03FF	0x41C1.0000 to 0x41C1.03FF
	NONMAIN ECC code	0x41C2.0000 to 0x41C2.03FF	0x41C2.0000 to 0x41C2.03FF
	FACTORY Corrected	0x41C4.0000 to 0x41C4.01FF	0x41C4.0000 to 0x41C4.01FF
	FACTORY Uncorrected	0x41C5.0000 to 0x41C5.01FF	0x41C5.0000 to 0x41C5.01FF
	FACTORY ECC code	0x41C6.0000 to 0x41C6.01FF	0x41C6.0000 to 0x41C6.01FF
Su	ubsystem	0x6000.0000 to 0x7FFF.FFFF	0x6000.0000 to 0x7FFF.FFF
Sys	stem PPB	0xE000.0000 to 0xE00F.FFFF	0xE000.0000 to 0xE00F.FFFF

8.8.2 Peripheral File Map

Table 8-5 lists the available peripherals and the register base address for each.

Table 8-5. Peripherals Summary

Peripheral Name	Base Address	Size
ADC0	0x40870000	0x2000
VREF	0x40870000	0x2000
WWDT	0x40870000	0x2000
TIMG0	0x40870000	0x2000
TIMG1	0x40870000	0x2000
TIMG8	0x40870000	0x2000
RTC_B	0x40870000	0x2000

Table 8-5. Peripherals Summary (continued)

Peripheral Name	Base Address	Size
GPIOA	0x40870000	0x2000
GPIOB	0x40870000	0x2000
KEYSTORE	0x40870000	0x2000
SYSCTL	0x40870000	0x2000
DEBUGSS	0x40870000	0x2000
EVENT	0x40870000	0x2000
NVM	0x40870000	0x2000
I2C0	0x40870000	0x2000
UART1	0x40870000	0x2000
UART0	0x40870000	0x2000
MCPUSS	0x40870000	0x2000
IOMUX	0x40870000	0x2000
DMA	0x40870000	0x2000
CRC	0x40870000	0x2000
AESADV	0x40870000	0x2000
TRNG	0x40870000	0x2000
SPI0	0x40870000	0x2000
ADC0 (1)	0x40870000	0x2000
TIMA0	0x40870000	0x2000

⁽¹⁾ Aliased region of ADC0 memory-mapped registers.

8.8.3 Peripheral Interrupt Vector

Table 8-6 shows the IRQ number and the interrupt group number for each peripherals in this device.

Table 8-6. Interrupt Vector Number

Peripheral Name	NVIC IRQ	Group IIDX
WWDT0	0	0
DEBUGSS	0	2
FLASHCTL	0	3
SYSCTL	0	6
GPIOA	1	0
GPIOB	1	1
TRNG	1	5
GPIOC	1	6
TIMG8	2	-
ADC0	4	-
SPI0	9	-
UART1	13	-
UART0	15	-
TIMG0	16	-
TIMA0	18	
TIMG1	22	-
I2C0	24	-
AES	28	-
RTC_B	30	-



Table 8-6. Interrupt Vector Number (continued)

Peripheral Name	NVIC IRQ	Group IIDX
DMA	31	-

8.9 Flash Memory

A dual bank of non-volatile flash memory (up to 64kB/128kB total) is provided for storing executable program code and application data.

Key features of the flash include:

- Hardware ECC protection (encode and decode) with single bit error correction and double-bit error detection
- In-circuit program and erase operations supported across the entire recommended supply range
- Small 1kB sector sizes (minimum erase resolution of 1kB)
- Up to 100,000 program/erase cycles on the lower 32kB of the flash memory, with up to 10,000 program/erase cycles on the remaining flash memory (devices with 32kB support 100,000 cycles on the entire flash memory)

For more details, see the NVM chapter of the MSPM0 L-Series 32-MHz Microcontrollers Technical Reference Manual.

8.10 SRAM

MSPM0 MCUs include a low power, high performance SRAM memory with zero wait state access across the supported CPU frequency range of the device. MSPM0 MCUs also provide up to 128KB of ECC protected SRAM with hardware parity. SRAM memory may be used for storing volatile information such as the call stack, heap, global data, and code. The SRAM memory content is fully retained in run, sleep, stop, and standby operating modes and is lost in shutdown mode.

8.11 **GPIO**

The general purpose input/output (GPIO) peripheral lets the application write data out and read data in through the device pins. Through the use of the Port A GPIO peripheral, these devices support up to 28 GPIO pins.

The key features of the GPIO module include:

- 0 wait state MMR access from CPU
- Set, clear, or toggle multiple bits without the need of a read-modify-write construct in software
- "FastWake" feature enables low-power wakeup from STOP and STANDBY modes for any GPIO port
- User controlled input filtering

8.12 IOMUX

The IOMUX peripheral enables IO pad configuration and controls digital data flow to and from the device pins. The key features of the IOMUX include:

- IO pad configuration registers allow for programmable drive strength, speed, pullup or pulldown, and more
- Digital pin muxing allows for multiple peripheral signals to be routed to the same IO pad
- Pin functions and capabilities are user-configured using the PINCM register

For more details, see the IOMUX chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.13 ADC

The 12-bit analog-to-digital converter (ADC) module in these devices support fast 12-bit conversions with singleended inputs.

ADC features include:

- 12-bit output resolution at up to 1.68Msps with greater than 11-bit ENOB
- HW averaging enables 14-bit conversion resolution at 105ksps
- Up to 13 external input channels
- Internal channels for temperature sensing and supply monitoring
- Software selectable reference:



- Configurable internal dedicated ADC reference voltage of 1.4V and 2.5V (VREF)
- MCU supply voltage (VDD)
- External reference supplied to the ADC through the VREF+ and VREF- pins
- Operates in RUN, SLEEP, and STOP modes and supports triggers from STANDBY mode

Table 8-7 shows the ADC channel connections.

Table 8-7. ADC0 Channel Mapping

Channel [0:15]	Signal Name (ADC0)	Channel [16:31]	Signal Name (ADC0) ⁽¹⁾ (2)
0	A0_0	16	-
1	A0_1	17	-
2	A0_2	18	-
3	A0_3	19	
4	A0_4	20	
5	A0_5	21	-
6	A0_6	22	·, O -
7	A0_7	23	-
8	A0_8	24	-
9	A0_9	25	-
10	-	26	-
11	Temperature Sensor	27	-
12	A0_12	28	-
13	A0_13	29	-
14	A0_14	30	-
15	-	31	Supply/Battery Monitor

⁽¹⁾ Italicized signal names are internal to the SoC. These signals are used for internal peripheral interconnections.

For more details, see the ADC chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.14 Temperature Sensor

The temperature sensor provides a voltage output that changes linearly with device temperature. The temperature sensor output is internally connected to one of ADC input channels to enable a temperature-to-digital conversion.

A unit-specific single-point calibration value for the temperature sensor is provided in the factory constants memory region. This calibration value represents the ADC conversion result (in ADC code format) corresponding to the temperature sensor being measured in 12-bit mode with VDD = 3.3V at the factory trim temperature (TS_{TRIM}). The ADC and VREF configuration for the above measurement is as the following: RES=0 (12-bit mode), VRSEL=0h (VDD), ADC t_{Sample}=12.5µs. This calibration value can be used with the temperature sensor temperature coefficient (TS_c) to estimate the device temperature. See the temperature sensor section of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual for guidance on estimating the device temperature with the factory trim value.

8.15 Reference

The Low-Frequency Sub-System (LFSS) is a sub-system which combines several functional peripherals under one shared subsystem. These peripherals are clocked by the low frequency clock (LFCLK) or need to be active during low power modes. The low frequency clock has a typical frequency of 32kHz and is mainly intended for long-term timekeeping.

LFSS in this device contains following components:

Section 8.23 with additional prescalar extension and timestamp captures

⁽²⁾ For more information about device analog connections see Section 8.25.



An asynchronous Independent Watchdog Timer (IWDT)

For more details, see the LFSS chapter of the MSPM0 L-Series 32-MHz Microcontrollers Technical Reference Manual.

8.16 VREF

The voltage reference module (VREF) in these devices contains a configurable voltage reference buffer dedicated for the on-board ADC. The devices also support connection of an external reference for applications in which higher accuracy is required.

VREF features include:

- 1.4V and 2.5V user-selectable internal reference for ADC
- Internal reference supports ADC operation up to 200 ksps
- Support for bringing in an external reference for the ADC as well as for other analog peripherals on the VREF+ and VREF- device pins

For more details, see the VREF chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.17 CRC

The cyclical redundancy check (CRC) module provides a signature for an input data sequence. Key features of the CRC module include:

- · Support for 16-bit CRC based on CRC16-CCITT
- Support for 32-bit CRC based on CRC32-ISO3309
- Support for bit reversal

For more details, see the CRC chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.18 UART

The UART peripherals provide the following key features:

- Standard asynchronous communication bits for start, stop, and parity
- Fully programmable serial interface
 - 5, 6, 7 or 8 data bits
 - Even, odd, stick, or no-parity bit generation and detection
 - 1 or 2 stop bit generation
 - Line-break detection
 - Glitch filter on the input signals
 - Programmable baud rate generation with oversampling by 16, 8 or 3
- Local Interconnect Network (LIN) mode support
- Separated transmit and receive FIFOs support DAM data transfer
- · Support transmit and receive loopback mode operation
- See Table 8-8 for detail information on supported protocols

Table 8-8. UART Features

UART Features	UART0 (Extend)	UART1 (Main)
Active in Stop and Standby Mode	Yes	Yes
Separate transmit and receive FIFOs	Yes	Yes
Support hardware flow control	Yes	Yes
Support 9-bit configuration	Yes	Yes
Support LIN mode	Yes	-
Support DALI	Yes	-
Support IrDA	Yes	-
Support ISO7816 Smart Card	Yes	-



Table 8-8. UART Features (continued)

UART Features	UART0 (Extend)	UART1 (Main)
Support Manchester coding	Yes	-
FIFO Depth	4 entries	4 entries

For more details, see the UART chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.19 I2C

The inter-integrated circuit interface (I²C) peripherals in these devices provide bidirectional data transfer with other I2C devices on the bus and support the following key features:

- 7-bit and 10-bit addressing mode with multiple 7-bit target addresses
- Multiple-controller transmitter or receiver mode
- Target receiver or transmitter mode with configurable clock stretching
- Support Standard-mode (Sm), with a bit rate up to 100 kbit/s
- · Support Fast-mode (Fm), with a bit rate up to 400 kbit/s
- · Separated transmit and receive FIFOs support DMA data transfer
- · Wakeup from low power mode on address match
- Support analog and digital glitch filter for input signal glitch suppression
- 8-entry transmit and receive FIFOs

For more details, see the I2C chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.20 SPI

The serial peripheral interface (SPI) peripherals in these devices support the following key features:

- Support ULPCLK/2 bit rate and up to 16Mbps in both controller and peripheral mode
- Configurable as a controller or a peripheral
- Configurable chip select for both controller and peripheral
- Programmable clock prescaler and bit rate
- Programmable data frame size from 4 bits to 16 bits (controller mode) and 7 bits to 16 bit (peripheral mode)
- Supports PACKEN feature that allows the packing of two 16 bit FIFO entries into a 32-bit value to improve CPU performance
- · Transmit and receive FIFOs (four entries each with 16 bits per entry) supporting DMA data transfer
- Supports TI mode, Motorola mode and National Microwire format

For more details, see the SPI chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.21 IWDT

The independent watchdog timer (IWDT) in the LFSS is a device-independent supervisor which monitors code execution and overall hang up scenarios of the device. Due to the nature of LFSS, this IWDT has its own system independent power and clock source. If the application software does not successfully reset the watchdog within the programmed time, the watchdog generates a POR reset to the device.

Key features of the IWDT include:

- A 25-bit counter with closed and open window
- Counter driven from LFOSC (fixed 32 kHz clock path) with a programmable clock divider
- Eight selectable watchdog timer periods

For more details, see the IWDT chapter of the MSPM0 L-Series 32-MHz Microcontrollers Technical Reference Manual.



8.22 WWDT

The windowed watchdog timer (WWDT) can be used to supervise the operation of the device, specifically code execution. The WWDT can be used to generate a reset or an interrupt if the application software does not successfully reset the watchdog within a specified window of time. Key features of the WWDT include:

- 25-bit counter
- · Programmable clock divider
- · Eight software selectable watchdog timer periods
- · Eight software selectable window sizes
- · Support for stopping the WWDT automatically when entering a sleep mode
- Interval timer mode for applications which do not require watchdog functionality

For more details, see the WWDT chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

8.23 RTC_B

The RTC_B instance of the real-time clock operates off of a 32kHz input clock source (typically a low frequency crystal) and provides a time base to the application with multiple options for interrupts to the CPU. The RTC_B provides common key features in relation to the Low-Frequency Sub System (LFSS).

Common key features of the RTC_B include:

- · Counters for seconds, minutes, hours, day of the week, day of the month, month, and year
- · Binary or BCD format
- Leap-vear handling
- · One customizable alarm interrupt based on minute, hour, day of the week, and day of the month
- Interval alarm interrupt to wake every minute, every hour, at midnight, or at noon
- Interval alarm interrupt providing periodic wake-up at 4096, 2048, 1024, 512, 256, or 128 Hz
- Interval alarm interrupt providing periodic wake-up at 64, 32, 16, 8, 4, 2, 1, and 0.5 Hz
- Calibration for crystal offset error (up to +/- 240ppm)
- Compensation for temperature drift (up to +/- 240ppm)
- RTC clock output to pin for calibration

shows the RTC features supported in this device.

Table 8-9. RTC B Key Features

RTC Features	RTC_B
Power enable register	-
Real-time clock and calendar mode providing seconds, minutes, hours, day of week, day of month, and year	Yes
Selectable binary or binary-coded decimal (BCD) format	Yes
Leap-year correction (valid for year 1901 through 2099)	Yes
Two customizable calendar alarm interrupts based on minute, hour, day of the week, and day of the month	Yes
Interval alarm interrupt to wake every minute, every hour, at midnight, or at noon	Yes
Periodic interrupt to wake at 4096, 2048, 1024, 512, 256, or 128 Hz	Yes
Periodic interrupt to wake at 64, 32, 16, 8, 4, 2, 1, and 0.5 Hz	Yes
Interrupt capability down to STANDBY mode with STOPCLKSTBY	Yes
Calibration for crystal offset error and crystal temperature drift (up to ±240 ppm total)	Yes
RTC clock output to pin for calibration (GPIO)	-



Table 8-9. RTC_B Key Features (continued)

Table 6-3: KTO_B Key Teatures (continued)				
RTC Features	RTC_B			
RTC clock output to pin for calibration (TIO)	-			
Three bit prescaler for heartbeat function with interrupt generation	- ^			
RTC external clock selection of untrimmed 32kHz, trimmed 512Hz, 256Hz or 1 Hz	-			
RTC time stamp capture upon detection of a timer stamp event, including: TIO event VDD fail event				
RTC counter lock function	- / 5			

For more details, see the RTC chapter of the MSPM0 G-Series 80-MHz Microcontrollers Technical Reference Manual.

8.24 Timers (TIMx)

There are two timer peripherals in these devices support that following key features: TIMGx (general-purpose timer) and TIMAx (advanced timer). TIMGx is a subset of TIMAx, which means these timers share many common features that are compatible in software. For specific configuration, see .

Specific features for the general-purpose timer (TIMGx) include:

- 16-bit and 32-bit timers with up, down or up-down counting modes, with repeat-reload mode
- Selectable and configurable clock source
- 8-bit programmable prescaler to divide the counter clock frequency
- Two independent CC channels for
 - Output compare
 - Input capture
 - PWM output
 - One-shot mode
- Support quadrature encoder interface (QEI) for positioning and movement sensing available in TIMG8
- Support synchronization and cross trigger among different TIMx instances in the same power domain (see)
- Support interrupt/DMA trigger generation and cross peripherals (such as ADC) trigger capability
- Hall sensor input logic (TIMG8)

Specific features for the advanced timer (TIMAx) include:

- 16-bit timer with up, down or up-down counting modes, with repeat-reload mode
- Selectable and configurable clock source
- 8-bit programmable prescaler to divide the counter clock frequency
- · Repeat counter to generate an interrupt or event only after a given number of cycles of the counter
- · Up to four independent CC channels for
 - Output compare
 - Input capture
 - PWM output
 - One-shot mode
- Two additional capture/compare channels for internal events (CC4/CC5)
- Shadow register for load and CC register available in TIMA0
- Complementary output PWM
- Asymmetric PWM with programmable dead band insertion
- Fault handling mechanism to ensure the output signals in a safe user-defined state when a fault condition is encountered
- Support synchronization and cross trigger among different TIMx instances in the same power domain (see)
- Support interrupt and DMA trigger generation and cross peripherals (such as ADC) trigger capability



Two additional capture/compare channels for internal events

Table 8-10. TIMx Instance Configuration

Instance	Power Domain	Counter Resolutio n	Prescaler	Repeat Counter	CCP Channels (External/ Internal)	External PWM Channels	Phase Load	Shadow Load	Shadow CCs	Deadband	Fault Handler	QEI / Hall Input Mode
TIMG0	PD0	16-bit	8-bit	-	2	2	-	-	-	-	-	-
TIMG1	PD0	16-bit	8-bit	-	2	2	-	-	-	-	-	-
TIMG8	PD0	16-bit	8-bit	-	2	2	-	-	-	-	-	Yes
TIMA0	PD0	16-bit	8-bit	Yes	4/2	8	Yes	Yes	Yes	Yes	Yes	-

Table 8-11. TIMx Cross Trigger Map (PD0)

TSEL.ETSEL Selection	TIMA0	TIMG0	TIMG1	TIMG8		
0	TIMA0.TRIGO	TIMA0.TRIGO	TIMA0.TRIGO	TIMA0.TRIGO		
1	TIMG0.TRIGO	TIMG0.TRIGO	TIMG0.TRIGO	TIMG0.TRIGO		
2	TIMG1.TRIGO	TIMG1.TRIGO	TIMG1.TRIGO	TIMG1.TRIGO		
3	TIMG8.TRIGO	TIMG8.TRIGO	TIMG8.TRIGO	TIMG8.TRIGO		
4 to 15		Reserved				
16		Event Subscriber Port 0 (FSUB0)				
17	Event Subscriber Port 1 (FSUB1)					
18 to 31	Reserved					

For more details, see the timer chapters of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

ADC

8.25 Device Analog Connections

Figure 8-1 shows the internal analog connection of the device.




Figure 8-1. Analog Connections

8.26 Input/Output Diagrams

The IOMUX manages the selection of which peripheral function is to be used on a digital IO and provides the controls for the output driver, input path, and the wake-up logic for wakeup from SHUTDOWN mode. For more information, see the IOMUX section of the MSPMO L-Series 32MHz Microcontrollers Technical Reference Manual.

The mixed-signal IO pin slice diagram for a full featured IO pin is shown in Figure 8-2. Not all pins have analog functions, wake-up logic, drive strength control, and pullup or pulldown resistors available. See the device-specific data sheet for detailed information on what features are supported for a specific pin.






Figure 8-2. Superset Input/Output Diagram

8.27 Serial Wire Debug Interface

A serial wire debug (SWD) two-wire interface is provided via an Arm compatible serial wire debug port (SW-DP) to enable access to multiple debug functions within the device. For a complete description of the debug functionality offered on MSPM0 devices, see the debug chapter of the technical reference manual.

Table 8-12. Serial Wire Debug Pin Requirements and Functions

DEVICE SIGNAL	DIRECTION	SWD FUNCTION
SWCLK	Input	Serial wire clock from debug probe
SWDIO	Input/Output	Bi-directional (shared) serial wire data



8.28 Bootstrap Loader (BSL)

The bootstrap loader (BSL) enables configuration of the device as well as programming of the device memory through a UART or I2C serial interface. Access to the device memory and configuration through the BSL is protected by a 256-bit user-defined password, and it is possible to completely disable the BSL in the device configuration, if desired. The BSL is enabled by default from TI to support use of the BSL for production programming.

A minimum of two pins are required to use the BSL: the BSLRX and BSLTX signals (for UART), or the BSLSCL and BSLSDA signals (for I²C). Additionally, one or two additional pins (BSL invoke and NRST) may be used for controlled invocation of the bootloader by an external host.

If enabled, the BSL may be invoked (started) in the following ways:

- The BSL is invoked during the boot process if the BSL invoke pin state matches the defined BSL invoke logic level. If the device fast boot mode is enabled, this invocation check is skipped. An external host can force the device into the BSL by asserting the invoke condition and applying a reset pulse to the NRST pin to trigger a BOOTRST, after which the device will verify the invoke condition during the reboot process and start the BSL if the invoke condition matches the expected logic level.
- The BSL is automatically invoked during the boot process if the reset vector and stack pointer are left unprogrammed. As a result, a blank device from TI will invoke the BSL during the boot process without any need to provide a hardware invoke condition on the BSL invoke pin. This enables production programming using just the serial interface signals.
- The BSL may be invoked at runtime from application software by issuing a SYSRST with BSL entry command.

Table 8-13. BSL Pin Requirements and Functions				
DEVICE SIGNAL	CONNECTION	BSL FUNCTION		
BSLRX	Required for UART	UART receive signal (RXD), an input		
BSLTX	Required for UART	UART transmit signal (TXD) an output		
BSLSCL	Required for I2C	I ² C BSL clock signal (SCL)		
BSLSDA	Required for I2C	I ² C BSL data signal (SDA)		
BSL_invoke	Optional	Active-high digital input used to start the BSL during boot		
NRST	Optional	Active-low reset pin used to trigger a reset and subsequent check of the invoke signal (BSL_invoke)		

8.29 Device Factory Constants

All devices include a memory-mapped FACTORY region which provides read-only data describing the capabilities of a device as well as any factory-provided trim information for use by application software. Refer to the Factory Constants chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

Table 8-14. DEVICEID

DEVICEID address is 0x41C4.0004, PARTNUM is bit 12 to 27, MANUFACTURER is bit 1 to 11.

DEVICE	DEVICEID.PARTNUM	DEVICEID.MANUFACTURER	
MSPM0L1106	0xACE1	0x17	
MSPM0L11107	0xACE1	0x17	

Table 8-15. USERID

USERID address is 0x41C4.0008, PART is bit 0 to 15, VARIANT is bit 16 to 23

Device	Part	Variant
MSPM0L1116SRGER	0xE284	0x77
MSPM0L1116SRHBR	0xE284	0x78
MSPM0L1116SRGZR	0xE284	0x79



Table 8-15. USERID (continued)

USERID address is 0x41C4.0008, PART is bit 0 to 15, VARIANT is bit 16 to 23

Device	Part	Variant
MSPM0L1116SPTR	0xE284	0x7A
MSPM0L1117SRGER	0xAF6C	0xB0
MSPM0L1117SRHBR	0xAF6C	0xB1
MSPM0L1117SRGZR	0xAF6C	0xB2
MSPM0L1117SPTR	0xAF6C	0xB3

8.30 Identification

Revision and Device Identification

The hardware revision and device identification values are stored in the memory-mapped FACTORY region (see the Device Factory Constants section) which provides read-only data describing the capabilities of a device as well as any factory-provided trim information for use by application software. For more information, see the Factory Constants chapter of the MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual.

The device revision and identification information are also included as part of the top-side marking on the device package. The device-specific errata describes these markings.



9 Applications, Implementation, and Layout

9.1 Typical Application

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1.1 Schematic

TI recommends connecting a combination of a $10\mu\text{F}$ and a $0.1\mu\text{F}$ low-ESR ceramic decoupling capacitor across the VDD and VSS pins, as well as placing these capacitors as close as possible to the supply pins that they decouple (within a few millimeters) to achieve a minimal loop area. The $10\mu\text{F}$ bulk decoupling capacitor is a recommended value for most applications, but this capacitance may be adjusted if needed based upon the PCB design and application requirements. For example, larger bulk capacitors can be used, but this can affect the supply rail ramp-up time.

The NRST reset pin must be pulled up to VDD (supply level) for the device to release from RESET state and start the boot process. TI recommends connecting an external $47k\Omega$ pullup resistor with a 10nF pulldown capacitor for most applications, enabling the NRST pin to be controlled by another device or a debug probe.

The SYSOSC frequency correction loop (FCL) circuit utilizes an external $100k\Omega$ with 0.1% tolerance resistor with a temperature coefficient (TCR) of 25ppm/C or better populated between the ROSC pin and VSS. This resistor establishes a reference current to stabilize the SYSOSC frequency through a correction loop. This resistor is required if the FCL feature is used for higher accuracy, and it is not required if the SYSOSC FCL is not enabled. When the FCL mode is not used, the PA2 pin may be used as a digital input/output pin.

A 0.47µF tank capacitor is required for the VCORE pin and must be placed close to the device with minimum distance to the device ground. Do not connect other circuits to the VCORE pin.

For the 5V-tolerant open drain (ODIO), a pullup resistor is required to output high for I2C and UART functions, as the open drain IO only implement a low-side NMOS driver and no high-side PMOS driver. The 5V-tolerant open drain IO are fail-safe and may have a voltage present even if VDD is not supplied.




Figure 9-1. Basic Application Schematic



10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

10.1 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP MCU devices and support tools. Each MSP MCU commercial family member has one of two prefixes: MSP or X. These prefixes represent evolutionary stages of product development from engineering prototypes (X) through fully qualified production devices (MSP).

X or XMS – Experimental device that is not necessarily representative of the final device's electrical specifications

MSP - Fully qualified production device

X and XMS devices are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes." MSP devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. Tl's standard warranty applies. Predictions show that prototype devices (X) have a greater failure rate than the standard production devices. Tl recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the temperature range, package type, and distribution format. Figure 10-1 provides a legend for reading the complete device name.




Figure 10-1. Device Nomenclature

Table 10-1. Device Nomenclature

Processor Family	or Family MSP = Mixed-signal processor X, XMS = Experimental silicon	
MCU Platform	M0 = Arm-based 32-bit M0+	
Product Family	L = 32MHz frequency	
Device Subfamily	x = ADC	
Internal Memory	6 = 64KB flash, 16KB SRAM 7 = 128KB flash, 16KB SRAM	
Temperature Range	S = -40°C to 125°C	
Package Type	See Section 5 and www.ti.com/packaging	
Distribution Format	T = Small reel R = Large reel No marking = Tube or tray	

For orderable part numbers of MSP devices in different package types, see the Package Option Addendum of this document, ti.com, or contact your TI sales representative.



10.2 Tools and Software

Design Kits and Evaluation Modules

MSPM0 LaunchPad Development Kit: LP-MSPM0L1117

Empowers you to immediately start developing on the industry's best integrated analog and most cost-optimized general purpose MSPM0 MCU family. Exposes all device pins and functionality; includes some built-in circuitry, out-of-box software demos, and on-board XDS110 debug probe for programming, debugging, and EnergyTrace[™] technology.

The LaunchPad ecosystem includes dozens of BoosterPack™ stackable plug-in modules to extend functionality.

Embedded Software

MSPM0 Software Development Kit (SDK)

Contains software drivers, middleware libraries, documentation, tools, and code examples that create a familiar and easy user experience for all MSPM0 devices.

Software Development Tools

TI Cloud Tools

Start your evaluation and development on a web browser without any installation.

Cloud tools also have a downloadable, offline version.

TI Resource Explorer

SysConfig

Online portal to TI SDKs. Accessible in CCS IDE or in TI Cloud Tools.

Intuitive GUI to configure device and peripherals, resolve system conflicts, generate configuration code, and automate pin mux settings. Accessible in CCS IDE or in TI

Cloud Tools. (offline version)

MSP Academy

Great starting point for all developers to learn about the MSPM0 MCU Platform with

training modules that span a wide range of topics. Part of TIRex.

GUI Composer

GUIs that simplify evaluation of certain MSPM0 features, such as configuring and monitoring a fully integrated analog signal chain without any code needed.

IDE and compiler tool chains

Code Composer Studio™

(CCS)

Code Composer Studio is an integrated development environment (IDE) for TI's microcontrollers and processors. It comprises a suite of tools used to develop and debug embedded applications. CCS is completely free to use and is available on

Eclipse and Theia frameworks.

IAR Embedded Workbench® IDE

IAR Embedded Workbench for Arm delivers a complete development toolchain for building and debugging embedded applications for MSPM0. The included IAR C/C++ Compiler generates highly optimized code for your application, and the C-SPY Debugger is a fully integrated debugger for source and disassembly level debugging with support for complex code and data breakpoint.

Keil® MDK IDE

Arm Keil MDK is a complete debugger and C/C++ compiler toolchain for building and debugging embedded applications for MSPM0. Keil MDK includes a fully integrated debugger for source and disassembly level debugging. MDK provides full CMSIS compliance.

TI Arm-Clang

TI Arm Clang is included in the Code Composer Studio IDE.

Chain

GNU Arm Embedded Tool The MSPM0 SDK supports development using the open-source Arm GNU Toolchain. Arm GCC is supported by Code Composer Studio IDE (CCS).

10.3 Documentation Support

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on Notifications to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.



The following documents describe the MSPM0 MCUs. Copies of these documents are available on the Internet at www.ti.com.

Technical Reference Manual

MSPM0 L-Series 32MHz Microcontrollers Technical Reference Manual This manual describes the modules and peripherals of the MSPM0L family of devices. Each description presents the module or peripheral in a general sense. Not all features and functions of all modules or peripherals are present on all devices. In addition, modules or peripherals can differ in their exact implementation on different devices. Pin functions, internal signal connections, and operational parameters differ from device to device. See the device-specific data sheet for these details.

10.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.5 Trademarks

LaunchPad[™], Code Composer Studio[™], TI E2E[™], EnergyTrace[™], and BoosterPack[™] are trademarks of Texas Instruments.

Arm® and Cortex® are registered trademarks of Arm Limited.

All trademarks are the property of their respective owners.

10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
February 2024	*	Initial release



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




DGS0020A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. No JEDEC registration as of September 2020.
- 5. Features may differ or may not be present.




EXAMPLE BOARD LAYOUT

DGS0020A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




EXAMPLE STENCIL DESIGN

DGS0020A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

^{11.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{12.} Board assembly site may have different recommendations for stencil design.


DGS0028A



PACKAGE OUTLINE

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per said.
- exceed 0.15 mm per side.

 4. No JEDEC registration as of September 2020.
- 5. Features may differ or may not be present.




EXAMPLE BOARD LAYOUT

DGS0028A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.
 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




EXAMPLE STENCIL DESIGN

DGS0028A

VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

^{11.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{12.} Board assembly site may have different recommendations for stencil design.



PACKAGE OUTLINE

DYY0016A

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE С SEATING PLANE PIN 1 INDEX Α AREA 0.1 C 14X 0.5 <u>16</u> 4.3 4.1 NOTE 3 2X 3.5 16X 0.31 0.11 0.1M C AS BS 1.1 MAX В SEE DETAIL A 0.25 GAUGE PLANE 0.63 0.33 **DETAIL A** TYP 4224642/B 07/2021

NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- 5. Reference JEDEC Registration MO-345, Variation AA


DYY0016A



EXAMPLE BOARD LAYOUT

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DYY0016A

EXAMPLE STENCIL DESIGN

SOT-23-THIN - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.




GENERIC PACKAGE VIEW

RGE 24

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H




RGE0024B

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




EXAMPLE BOARD LAYOUT

RGE0024B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




EXAMPLE STENCIL DESIGN

RGE0024B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




GENERIC PACKAGE VIEW

RHB 32

VQFN - 1 mm max height

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A




RHB0032E



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




EXAMPLE BOARD LAYOUT

RHB0032E

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




EXAMPLE STENCIL DESIGN

RHB0032E

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


RTR0016A



PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.




EXAMPLE BOARD LAYOUT

RTR0016A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




EXAMPLE STENCIL DESIGN

RTR0016A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated