

# lab2 report

- Arcuitecture

DE2\_115

| Rsa 256 Wrapper



| Rsa 256 Core




| Modulo Product




| Montgemory Algorithm




- block diagram

## 1.wrapper











## 2. core


Modulo Product output:




Modulo Product finish:




Montgomery Algorithm finish:



Montgomery Algorithm output:



Core datapath:



## ● FSM

### 1. wrapper

get\_key: detect read signal.


get\_data: read data. get\_n get\_d get\_enc are sub-state in get data, control load location of read data(data is n or d or enc).

wait\_cal: waiting core.

send\_wait: detect write signal.

send\_data: write.


Wrapper FSM:




\*avm\_waitrequest == 0 should be checked before every state transitions

## 2. core


Core FSM:



Modulo Product FSM:



### Montgomery Algorithm FSM:



- Timing summary

Table of Contents

- Flow Log
- Analysis & Synthesis
- Intro
- Assembler
- TimeQuest Timing Analyzer
  - Summary
  - Parallel Compilation
  - SOC File List
  - Clocks
  - slow 1200nm 85C Model
    - Fmax Summary
    - Timing Closure Recommendations
    - Setup Summary

### Timing Closure Recommendations

**Summary** [\[hide details\]](#)

This design contains failing setup paths with a worst-case slack of -12.978 ns. Run [Report Timing Closure Recommendations](#) for recommendations on how to close setup timing. For recommendations for any particular path, click the appropriate link in the table below.

**Top Failing Paths** [\[hide details\]](#)

Slack	From	To	Recommendations
1 -12.978	rsa_gsysmy_gsys[...]_core[count_r]3	rsa_gsysmy_gsys[...]_ont_tlo_m_r[254]	<a href="#">Report recommendations for this path</a>
2 -12.967	rsa_gsysmy_gsys[...]_core[count_r]3	rsa_gsysmy_gsys[...]_ont_tlo_m_r[254]	<a href="#">Report recommendations for this path</a>
3 -12.967	rsa_gsysmy_gsys[...]_core[count_r]3	rsa_gsysmy_gsys[...]_ont_tlo_m_r[254]	<a href="#">Report recommendations for this path</a>
4 -12.956	rsa_gsysmy_gsys[...]_core[count_r]3	rsa_gsysmy_gsys[...]_ont_tlo_m_r[254]	<a href="#">Report recommendations for this path</a>
5 -12.941	rsa_gsysmy_gsys[...]_core[count_r]3	rsa_gsysmy_gsys[...]_ont_tlo_m_r[254]	<a href="#">Report recommendations for this path</a>

The screenshot shows the Xilinx IDE interface. On the left, the 'Table of Contents' pane lists the project structure, with 'Setup Summary' highlighted under the 'Slow 1200mV 85C Model' folder. On the right, the 'Slow 1200mV 85C Model Setup Summary' table displays timing data.

	Clock	Slack	End Point TNS
1	my_qsys altpll_0 sd1 pll7 clk[0]	-12.978	-2316.087

Table of Contents		Slow 1200mV 85C Model Setup: 'my_qsys [altlib_0] s11 [pll7] clk0()		To Node	Launch Clock
Flow Log					
Analysis & Synthesis					
Filter					
Assembler					
TimeQuest Timing Analyzer					
Summary					
Parallel Compilation					
SDC File List					
Clocks					
Slow 1200mV 85C Model					
Fixes Summary					
Timing Closure Recommendations					
Setup Summary					
Hold Summary					
Recovery Summary					
Removal Summary					
Minimum Pulse Width Summary					
Worst Case Timing Paths					
Setup: 'my_qsys[altlib_0] s11					
Hold: 'my_qsys[altlib_0] s11					
Recovery: 'my_qsys[altlib_0] s11					
Removal: 'my_qsys[altlib_0] s11					
Minimum Pulse Width: CLOCK					
Minimum Pulse Width: CLOCK					
Minimum Pulse Width: CLOCK					
Minimum Pulse Width: 'my_qsys					
Database Report					
Metastability Summary					
Slow 1200mV 85C Model					
Fixes Summary					
Setup Summary					



Table of Contents


- Assembler
  - TimeQuest Timing Analyzer
    - Summary
    - Parallel Compilation
    - SDC File List
    - Clocks
    - Slow 1200mV 85C Model
      - Fmax Summary
      - Timing Closure Recommendations
      - Setup Summary
      - Hold Summary
      - Recovery Summary
      - Removal Summary
      - Minimum Pulse Width Summary
    - Worst-Case Timing Paths
      - Setup: 'my\_qsys|altpll\_0|sd1|
      - Hold: 'my\_qsys|altpll\_0|sd1|p
      - Recovery: 'my\_qsys|altpll\_0|s
      - Removal: 'my\_qsys|altpll\_0|s
      - Minimum Pulse Width: 'CLOCK
      - Minimum Pulse Width: 'CLOCK
      - Minimum Pulse Width: 'CLOCK
      - Minimum Pulse Width: 'my\_qs
- Datasheet Report
  - Metastability Summary
- Slow 1200mV 0C Model
  - Fmax Summary
  - Setup Summary

Slow 1200mV 0C Model Setup Summary			
	Clock	Slack	End Point TNS
1	my_qsys altpll_0 sd1 pll7 clk[0]	-7.305	-814.117

Table of Contents			
	Slack	From Node	To Node
1	-7.305	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[3]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[254]
2	-7.284	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[3]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[237]
3	-7.207	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[3]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[255]
4	-7.201	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[1]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[254]
5	-7.180	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[1]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[237]
6	-7.168	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[0]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[254]
7	-7.147	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[0]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[237]
8	-7.121	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[2]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[254]
9	-7.112	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[5]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[254]
10	-7.103	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[1]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[255]
11	-7.100	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[2]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[237]
12	-7.091	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[5]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[237]
13	-7.070	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[0]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[255]
14	-7.028	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[3]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[254]
15	-7.023	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[2]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[255]
16	-7.014	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[5]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[255]
17	-6.983	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[3]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[257]
18	-6.972	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[4]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[254]
19	-6.954	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[4]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[254]
20	-6.951	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[4]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[237]
21	-6.950	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[3]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[247]
22	-6.933	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[3]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[237]
23	-6.928	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[3]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[253]
24	-6.924	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[1]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[256]
25	-6.912	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[3]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[249]
26	-6.909	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[3]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[252]
27	-6.894	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[3]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[249]
28	-6.891	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[0]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[256]
29	-6.879	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[1]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[257]
30	-6.874	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[4]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[253]
31	-6.855	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[1]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[255]
32	-6.855	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[1]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[245]
33	-6.846	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[1]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[247]
34	-6.846	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[0]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[257]
35	-6.844	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[2]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[256]
36	-6.835	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 Raa256Corersa256_core count_r[5]	rsa_qsysmy_qsys Raa256Wrapperrsa_virapper_0 _56_core MontgomeryAlgorithm Mont_tlo_m_r[256]



## ● Fitter Summary



Fitter Summary		
Fitter Status	Successful - Thu Oct 13 12:42:30 2022	
Quartus II 64-Bit Version	15.0.0 Build 145 04/22/2015 SJ Full Version	
Revision Name	DE2_115	
Top-level Entity Name	DE2_115	
Family	Cyclone IV E	
Device	EP4CE115F29C7	
Timing Models	Final	
Total logic elements	9,776 / 114,480 ( 9 % )	
Total combinational functions	8,966 / 114,480 ( 8 % )	
Dedicated logic registers	3,244 / 114,480 ( 3 % )	
Total registers	3244	
Total pins	480 / 529 ( 91 % )	
Total virtual pins	0	
Total memory bits	0 / 3,981,312 ( 0 % )	
Embedded Multiplier 9-bit elements	0 / 532 ( 0 % )	
Total PLLs	1 / 4 ( 25 % )	

## ● problem solving

### 1. Wrapper:

在寫wrapper遇到最大的問題是，在剛開始讀資料的時候一直沒有辦法接收到readdata且一直遇到simulation abort，後來發現是因為waitrequest的問題，一開始以為只有看status的時候才會需要讀waitrequest，但是後來發現read之前write之前也都需要等waitrequest，以上是第一個問題。

之後修好讀寫問題之後發現wrapper的sub-state控制會導致讀資料少讀，原本在get\_n的時候是偵測到byte\_count為31的時候才跳轉，但是這樣的話有一筆資料就會被忽略，解決方法就是調整sub-state的跳轉，byte\_count是30的時候就要跳到get\_d以此類推。

最後在寫資料的時候一直會多讀一筆，但最後想起來好像有兩個byte會是0所以少write一次之後就成功了。

## 2. Core:

在寫core的時候一開始有遇到資料讀不到的問題，導致output一直都卡在零，後來發現是submodule和core之間接線的問題所造成。之後可以讀到input後，發現會一直算錯，後來檢查發現是submodule裡面出現overflow，需要把一些register的bit數調大，同時也要注意最後存到輸出值的時候索取的bit位置。

一開始我們用core裡面的信號去判斷現在進行到的步驟，好讓FSM知道要跳到或維持在哪個state，但是後來發現這樣的寫法有點麻煩且容易出錯，於是後來我們改成在submodule裡面額外加上start的input訊號和finish的output訊號，這樣就可以更清楚的知道每個submodule各自進行到哪裡，在core裡面判斷FSM的下一步是哪個state時也可以直接讀到。