



| REVISIONES | | | | |
|------------|-----|---------------|-------|--------|
| ZONA | REV | DESCRIPCIONES | FECHA | ESTADO |
| | | | | |
| | | | | |
| | | | | |
| | | | | |






20,49mm



152,40mm

79,50mm




.It

| | | | |
|--------------------------|-------|--|--------------|
| REVISADO POR | FECHA | TÍTULO: PRAXIS Hardware de Propósito Académico | |
| ENGINEER: | | | |
| DESIGNER: | | | |
| CHECKER: | | | |
| DOCUMENTOS DE REFERENCIA | | INSTITUCIÓN: UTN - Universidad Tecnológica Nacional Facultad Regional La Rioja | |
| BOM DOC: | | | |
| ASSY DOC: | | | |
| SCH DOC: | | | |
| PCB DOC: | | TAMAÑO: A3 | REV: |
| ESCALA: | | ARCHIVO: praxis_top_level_pcbdoc_v3.PCBDwf | HOJA: 1 DE 7 |



| REVISIONES | | | | |
|------------|-----|---------------|-------|--------|
| ZONA | REV | DESCRIPCIONES | FECHA | ESTADO |
| | | | | |
| | | | | |
| | | | | |
| | | | | |

Top Layer (Scale 2:1)




.It

| | | | |
|--------------|-------|--|-----------------------------------|
| REVISADO POR | FECHA | TÍTULO: | |
| ENGINEER: | | PRAXIS | |
| DESIGNER: | | Hardware de Propósito Académico | |
| CHECKER: | | INSTITUCIÓN: | |
| BOM DOC: | | UTN - Universidad Tecnológica Nacional | |
| ASSY DOC: | | Facultad Regional La Rioja | |
| SCH DOC: | | TAMAÑO: | REV: |
| PCB DOC: | | A3 | |
| | | ESCALA: | HOJA: 2 DE 7 |
| | | ARCHIVO: | praxis_top_level_pcbdoc_v3.PCBDwf |




| REVISIONES | | | | |
|------------|-----|---------------|-------|--------|
| ZONA | REV | DESCRIPCIONES | FECHA | ESTADO |
| | | | | |
| | | | | |
| | | | | |
| | | | | |

Int1 (GND) (Scale 2:1)



.It

Int2 (PWR) (Scale 2:1)



.It


| REVISIONES | | | | |
|------------|-----|---------------|-------|--------|
| ZONA | REV | DESCRIPCIONES | FECHA | ESTADO |
| | | | | |
| | | | | |
| | | | | |
| | | | | |

| | | | |
|--------------------------|-------|--|-----------------|
| REVISADO POR | FECHA | TÍTULO: PRAXIS Hardware de Propósito Académico | |
| ENGINEER: | | | |
| DESIGNER: | | | |
| CHECKER: | | | |
| DOCUMENTOS DE REFERENCIA | | INSTITUCIÓN: UTN - Universidad Tecnológica Nacional Facultad Regional La Rioja | |
| BOM DOC: | | | |
| ASSY DOC: | | | |
| SCH DOC: | | | |
| PCB DOC: | | TAMAÑO: A3 | REV: |
| ESCALA: | | ARCHIVO: praxis_top_level_pcbdoc_v3.PCBDwf | HOJA: 4 DE 7 |



| REVISIONES | | | | |
|------------|-----|---------------|-------|--------|
| ZONA | REV | DESCRIPCIONES | FECHA | ESTADO |
| | | | | |
| | | | | |
| | | | | |
| | | | | |

Bottom Layer (Scale 2:1)
















.It

| | | | |
|--------------|-------|--|-----------------------------------|
| REVISADO POR | FECHA | TÍTULO: | |
| ENGINEER: | | PRAXIS | |
| DESIGNER: | | Hardware de Propósito Académico | |
| CHECKER: | | INSTITUCIÓN: | |
| BOM DOC: | | UTN - Universidad Tecnológica Nacional | |
| ASSY DOC: | | Facultad Regional La Rioja | |
| SCH DOC: | | TAMAÑO: | REV: |
| PCB DOC: | | A3 | |
| | | ESCALA: | HOJA: 5 DE 7 |
| | | ARCHIVO: | praxis_top_level_pcbdoc_v3.PCBDwf |



Layer Stack Legend

| | Material | Layer | Thickness | Dielectric Material | Type | Gerber |
|---|------------------|-----------------------|---------------|---------------------|----------------|--------|
|  | | Top Overlay | | | Legend | GTO |
|  | Surface Material | Top Solder | 0,03mm(1mil) | SM-001 | Solder Mask | GTS |
|  | PbSn | Top Surface Finish | 0,02mm(1mil) | | Surface Finish | |
|  | CF-004 | Top Layer | 0,04mm(1mil) | | Signal | GTL |
|  | Prepreg | | 0,11mm(4mil) | PP-014 | Dielectric | |
|  | CF-003 | Int1 (GND) | 0,02mm(1mil) | | Internal Plane | GP1 |
|  | Core | | 1,06mm(42mil) | Core-042 | Dielectric | |
|  | CF-003 | Int2 (PWR) | 0,02mm(1mil) | | Internal Plane | GP2 |
|  | Prepreg | | 0,11mm(4mil) | PP-014 | Dielectric | |
|  | CF-004 | Bottom Layer | 0,04mm(1mil) | | Signal | GBL |
|  | PbSn | Bottom Surface Finish | 0,02mm(1mil) | | Surface Finish | |
|  | Surface Material | Bottom Solder | 0,03mm(1mil) | SM-001 | Solder Mask | GBS |
|  | | Bottom Overlay | | | Legend | GBO |
| Total thickness: 1,48mm(58mil) | | | | | | |


Transmission Line Structure Table

| Impedance Id | Transmission Line | Target Impedance | Calculated Impedance | Trace layer | Wide Trace Width | Narrow Trace Width | Gap | Reference layers | Substack |
|--------------|--------------------------------|------------------|----------------------|--------------|------------------|--------------------|--------|------------------|-------------------|
| 1 | Coated Microstrip | 50 | 49.69 | Top Layer | 0.20mm | 0.20mm | | Int1 (GND) | Board Layer Stack |
| 2 | Edge-Coupled Coated Microstrip | 100 | 99.72 | Top Layer | 0.17mm | 0.17mm | 0.20mm | Int1 (GND) | Board Layer Stack |
| 3 | Edge-Coupled Coated Microstrip | 90 | 90.43 | Top Layer | 0.20mm | 0.20mm | 0.20mm | Int1 (GND) | Board Layer Stack |
| 4 | Coated Microstrip | 50 | 49.69 | Bottom Layer | 0.20mm | 0.20mm | | Int2 (PWR) | Board Layer Stack |
| 5 | Edge-Coupled Coated Microstrip | 100 | 99.72 | Bottom Layer | 0.17mm | 0.17mm | 0.20mm | Int2 (PWR) | Board Layer Stack |
| 6 | Edge-Coupled Coated Microstrip | 90 | 90.43 | Bottom Layer | 0.20mm | 0.20mm | 0.20mm | Int2 (PWR) | Board Layer Stack |

| | | | |
|--------------------------|-------|--|--|
| REVISADO POR | FECHA | TÍTULO: | |
| ENGINEER: | | PRAXIS | |
| DESIGNER: | | Hardware de Propósito Académico | |
| CHECKER: | | INSTITUCIÓN: | |
| DOCUMENTOS DE REFERENCIA | | UTN - Universidad Tecnológica Nacional | |
| BOM DOC: | | Facultad Regional La Rioja | |
| ASSY DOC: | | TAMAÑO: | REV: |
| SCH DOC: | | A3 | |
| PCB DOC: | | ESCALA: | ARCHIVO: praxis_top_level_pcbdoc_v3.PCBDwf |
| | | HOJA: 6 | DE 7 |



Drill Drawing View (Scale 2)



Drill Table

| Symbol | Count | Hole Size | Plated | Hole Tolerance |
|--------|-----------|-------------------|--------|----------------|
| ⊙ | 12 | 0,20mm(7,87mil) | Plated | |
| ⊕ | 181 | 0,30mm(11,81mil) | Plated | |
| ⊞ | 172 | 0,40mm(15,75mil) | Plated | |
| ◇ | 35 | 0,45mm(17,72mil) | Plated | |
| ▲ | 4 | 0,60mm(23,62mil) | Plated | |
| ☆ | 113 | 0,71mm(28,00mil) | Plated | |
| ✱ | 2 | 0,76mm(30,00mil) | Plated | |
| ◇ | 32 | 0,90mm(35,43mil) | Plated | |
| ○ | 64 | 1,02mm(40,16mil) | Plated | |
| ◆ | 24 | 1,80mm(70,87mil) | Plated | |
| ☆ | 4 | 3,00mm(118,11mil) | Plated | |
| | 643 Total | | | |

| | | | |
|--------------------------|-------|--|-----------------------------------|
| REVISADO POR | FECHA | TÍTULO: | |
| ENGINEER: | | PRAXIS | |
| DESIGNER: | | Hardware de Propósito Académico | |
| CHECKER: | | INSTITUCIÓN: | |
| DOCUMENTOS DE REFERENCIA | | UTN - Universidad Tecnológica Nacional | |
| BOM DOC: | | Facultad Regional La Rioja | |
| ASSY DOC: | | TAMAÑO: | REV: |
| SCH DOC: | | A3 | |
| PCB DOC: | | ESCALA: | HOJA: 7 DE 7 |
| | | ARCHIVO: | praxis_top_level_pcbdoc_v3.PCBDwf |

