

CDP 1802		N																			
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F				
I	0	IDL		D = M(R[N])																	
	1	R[N]++																			
	2	R[N]--																			
	3	ALWAYS	if Q	if D==0	if DF	if EF1	if EF2	if EF3	if EF4	R[P]++		if !Q	if D!=0	if !DF	if !EF1	if !EF2	if !EF3	if !EF4			
		low(R[P]) = M(R[P])								low(R[P]) = M(R[P])											
	4	D = M(R[N]) R[N]++																			
	5	M(R[N]) = D																			
	6	R[X]++	OUT (M(R[X]) , N) R[X]++							EXT	M(R[X]) = D = INPUT(N)										
	7	(X,P)=M(R[X]) R[X]++ IE=1		D= M(R[X]) IE=0		M(R[X]) =D R[X]++		ADC	SDB	SHRC	SMB	M(R[X]) =T	MARK	Q=0	Q=1	ADCI	SDBI	SHLC	SMBI		
	8	D = low(R[N])																			
	9	D = high(R[N])																			
	A	low(R[N]) = D																			
	B	high(R[N]) = D																			
	C	ALWAYS	if Q	if D==0	if DF	NOP			if !Q	if D!=0	if !DF	ALWAYS	if !Q	if D!=0	if !DF	if !IE	if Q	if D==0	if DF		
		high(R[P]) = M(R[P]) low(R[P]) = M(R[P]+1)					R[P] +=2					high(R[P]) = M(R[P]) low(R[P]) = M(R[P]+1)					R[P] +=2				
	D	P = N																			
	E	X = N																			
	F	D= M(R[X])	D= M(R[X]) D	D= M(R[X]) & D	D= M(R[X]) ^ D	ADD	SD	SHR	SM	LDI	ORI	ANI	XRI	ADI	SDI	SHL	SMI				

ADC	D, DF = M(R[X]) + D + DF
ADCI	D, DF = M(R[P]) + D + DF; R[P]++
ADD	D, DF = M(R[X]) + D
ADI	D, DF = M(R[P]) + D; R[P]++
ANI	M(R[P]) & D -> D; R[P]++
IDL	
LDI	D = M(R[P]); R[P]++
MARK	T = (X, P); M(R[2]) = T; X = P; R[2]--
ORI	D = M(R[P]) D; R[P]++
SD	D, DF = M(R[X]) - D
SDB	D, DF = M(R[X]) - D - (NOT DF)

R[]	16 Bits 1 of 16 Scratchpad Registers
D	8 Bits Data Register (Accumulator)
T	8 Bits Holds X and P during interrupt, X is high nybble, not directly accessible
P	4 Bits Designates which register is Program Counter
X	4 Bits Designates which register is Data Pointer

SDBI	D, DF = M(R[P]) - D - (NOT DF); R[P]++
SDI	D, DF = M(R[P]) - D; R[P]++
SHL	0 => (D << 1) =>
SHLC	DF <= (D << 1) <= DF
SMI	D, DF = D - M(R[P]); R[P]++
SHR	0 => (D >> 1) =>
SHRC	DF => (D >> 1) => DF
SM	D, DF = D - M(R[X])
SMB	D, DF = D - M(R[X]) - (NOT DF)
SMBI	D, DF = D - M(R[P]) - (NOT DF); R[P]++
XRI	D = M(R[P]) ^ D; R[P]++

I	4 Bits Holds High-Order Instruction Digit, not directly accessible
N	4 Bits Low nybble of instruction byte, not directly accessible
DF	1-Bit Data Flag (ALU Carry/borrow)
IE	1-Bit Interrupt Enable
Q	1-Bit Output Flip/Flop

EF1 to EF4 (4 Flags) These inputs enable the I/O controllers to transfer status information to the processor. The levels can be tested by the conditional branch instructions.