

Project Navigator

Entity: Instance

MAX 10: 10M50DAF484C7G

portas_with

Tasks

Compilation

	Task	Time
✓	Compile Design	00:00:32
✓	Analysis & Synthesis	00:00:15
✓	Fitter (Place & Route)	00:00:09
✓	Assembler (Generate programming files)	00:00:04

Messages

All

<<Filter>>

Find... Find Next

Type	ID	Message
i	332140	No Hold paths to report
i	332140	No Recovery paths to report
i	332140	No Removal paths to report
i	332140	No Minimum Pulse width paths to report
i	332102	Design is not fully constrained for setup requirements
i	332102	Design is not fully constrained for hold requirements
i		Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors
i	293000	Quartus Prime Full Compilation was successful. 0 errors, 19 warn

System (15) Processing (120)

portas.vhd

portas_with.vhd*

Vhdl2.vhd*

Assignment Editor

```
1 ENTITY portas_with IS
2 PORT(A, B, C: IN BIT;
3      xa, xb, xc, xd, xe, xf, xg, ya, yb, yc, yd, ye, yf, yg: OUT BIT);
4 END portas_with;
5
6 ARCHITECTURE one OF portas_with IS
7     SIGNAL x: BIT_VECTOR(2 DOWNTO 0);
8 BEGIN
9     X<= A & B & C;
10    WITH X SELECT
11        Ya<= '1' WHEN "110",
12             '1' WHEN "111",
13             '0' WHEN OTHERS;
14
15    Yb<= '0';
16    Yc<= '0';
17    WITH X SELECT
18        YD<= '1' WHEN "110",
19             '1' WHEN "111",
20             '0' WHEN OTHERS;
21
22    WITH X SELECT
23        Ye<= '1' WHEN "110",
24             '1' WHEN "111",
25             '0' WHEN OTHERS;
26
27    WITH X SELECT
28        Yf<= '1' WHEN "110",
29             '1' WHEN "111",
30             '0' WHEN OTHERS;
31
32    WITH X SELECT
33        Xa<= '0' WHEN "000",
34             '0' WHEN "100",
35             '1' WHEN OTHERS;
36
37    Xb<= '0';
38    Xc<= '0';
39    WITH X SELECT
40        Xd<= '0' WHEN "000",
41             '0' WHEN "100",
42             '1' WHEN OTHERS;
43
44    WITH X SELECT
45        Xe<= '0' WHEN "000",
46             '0' WHEN "100",
47             '1' WHEN OTHERS;
48
49    Xf<= '0';
50    Xg<= '1';
51    END one;
52
```



Project Navigator

Hierarchy

Entity:Instance

MAX 10: 10M50DAF484C7G

portas_with

Tasks

Compilation

	Task	Time
✓	Compile Design	00:00:32
✓	> Analysis & Synthesis	00:00:15
✓	> Fitter (Place & Route)	00:00:09
✓	> Assembler (Generate programming files)	00:00:04

Messages

Type	ID	Message
i	332140	No Hold paths to report
i	332140	No Recovery paths to report
i	332140	No Removal paths to report
i	332140	No Minimum Pulse width paths to report
i	332102	Design is not fully constrained for setup requirements
i	332102	Design is not fully constrained for hold requirements
> i		Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors
i	293000	Quartus Prime Full Compilation was successful. 0 errors, 19 warn

System (15)

Processing (120)

portas.vhd

portas_with.vhd*

Vhdl2.vhd*

Assignment Editor

<<new>>		Filter on node names: *		Category: All					
	tatu	From	To	Assignment Name	Value	Enabled	Entity	Comment	Tag
1	✓		in b	Location	PIN_C11	Yes			
2	✓		in a	Location	PIN_D12	Yes			
3	✓		in c	Location	PIN_C10	Yes			
4	✓		out Xa	Location	PIN_C14	Yes			
5	✓		out Ya	Location	PIN_C18	Yes			
6	✓		out Xb	Location	PIN_E15	Yes			
7	✓		out Yb	Location	PIN_D18	Yes			
8	✓		out Xc	Location	PIN_C15	Yes			
9	✓		out Yc	Location	PIN_E18	Yes			
10	✓		out Xd	Location	PIN_C16	Yes			
11	✓		out Yd	Location	PIN_B16	Yes			
12	✓		out Xe	Location	PIN_E16	Yes			
13	✓		out Ye	Location	PIN_A17	Yes			
14	✓		out Xf	Location	PIN_D17	Yes			
15	✓		out Yf	Location	PIN_A18	Yes			
16	✓		out XG	Location	PIN_C17	Yes			
17	✓		out Yg	Location	PIN_B17	Yes			
18		<<new>>	<<new>>	<<new>>					

This cell specifies the source name for point-to-point assignments. Altera recommends using the Node Finder to assign a source name. This field is available only for point-to-point assignments. Use the Destination Name (To) column for single-point assignments.

100% 00:00:32

17:56

17/10/2025