



DDD

Project Navigator Files

Files

- portas.vhd
- Chain4.cdf
- output_files/Chain7.cdf
- output_files/Chain10.cdf
- output_files/Chain9.cdf
- portas_with.vhd
- portas_with_vector.vhd

Tasks Compilation

Task

- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate program)

portas_with_vector.vhd

show_numbers.vhd

led_1hz.vhd

Compilation Report - DDD

Assignment Editor

IP Catalog

<<new>>

Filter on node names:

*

Category: All

	tatu	From	To	Assignment Name	Value	Enabled	Entity	Comment	Tag
1	✓		in IN_CLK	Location	PIN_N5	Yes			
2	✓		out OUT_CLK	Location	PIN_A9	Yes			
3		<<new>>	<<new>>	<<new>>					

This cell specifies to which entity the assignment is relative.

All

Find...

Find Next

Type ID Message

Analyzing Fast 1200mv OC Model

332123 Deriving Clock Uncertainty. Please refer to report_sdc in Timequest to see clock uncertainties.

332148 Timing requirements not met

> 332146 worst-case setup slack is -0.434

> 332146 worst-case hold slack is 0.140

332140 No Recovery paths to report

332140 No Removal paths to report

> 332146 worst-case minimum pulse width slack is -3.000

332102 Design is not fully constrained for setup requirements

332102 Design is not fully constrained for hold requirements


> Quartus Prime Timequest Timing Analyzer was successful. 0 errors, 5 warnings

293000 Quartus Prime Full Compilation was successful. 0 errors, 11 warnings

System (7) Processing (114)

Opens an existing file

100% 00:00:33



$$R = \frac{F_c}{F_s} = \frac{10\text{MHz}}{1\text{Hz}} = \cancel{10\text{MHz}}$$

Contagem $\Rightarrow 0$ a $\left(\frac{10.000.000}{2} - 1 \right)$

$\Rightarrow 0$ a $4.999.999$.

