



DDD



Project Navigator Hierarchy

Entity:Instance

MAX 10: 10M50DAF484C7G

Cronometro

Tasks Compilation

- Task
- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate programming file)
- TimeQuest Timing Analysis
- EDA Netlist Writer
- Edit Settings
- Program Device (Open Programmer)

Cronometro.vhd

Compilation Report - DDD

Assignment Editor

<<new>> Filter on node names: * Category: All

	tatu	From	To	Assignment Name	Value	Enabled	Entity	Comment	Tag
1	?		OUT_CLK	Location	PIN_A8	Yes			
2	✓		DISPL..._0[6]	Location	PIN_C14	Yes			
3	✓		DISPL..._0[5]	Location	PIN_E15	Yes			
4	✓		DISPL..._0[4]	Location	PIN_C15	Yes			
5	✓		DISPL..._0[3]	Location	PIN_C16	Yes			
6	✓		DISPL..._0[2]	Location	PIN_E16	Yes			
7	✓		DISPL..._0[1]	Location	PIN_D17	Yes			
8	✓		DISPL..._0[0]	Location	PIN_C17	Yes			
9	✓		CLK	Location	PIN_N5	Yes			
10	✓		DISPL..._1[6]	Location	PIN_C18	Yes			
11	✓		DISPL..._1[5]	Location	PIN_D18	Yes			
12	✓		DISPL..._1[4]	Location	PIN_E18	Yes			
13	✓		DISPL..._1[3]	Location	PIN_B16	Yes			
14	✓		DISPL..._1[2]	Location	PIN_A17	Yes			
15	✓		DISPL..._1[1]	Location	PIN_A18	Yes			
16	✓		DISPL..._1[0]	Location	PIN_B17	Yes			
17	✓		DISPL..._2[6]	Location	PIN_B20	Yes			
18	✓		DISPL..._2[5]	Location	PIN_A20	Yes			
19	✓		DISPL..._2[4]	Location	PIN_B19	Yes			
20	✓		DISPL..._2[3]	Location	PIN_A21	Yes			
21	✓		DISPL..._2[2]	Location	PIN_B21	Yes			
22	✓		DISPL..._2[1]	Location	PIN_C22	Yes			
23	✓		DISPL..._2[0]	Location	PIN_B22	Yes			
24	✓		DISPL..._3[6]	Location	PIN_F21	Yes			
25	✓		DISPL..._3[5]	Location	PIN_E22	Yes			
26	✓		DISPL..._3[4]	Location	PIN_E21	Yes			

This cell shows the status of the assignment in the current row.

DDD

Project Navigator Hierarchy

Entity:Instance

MAX 10: 10M50DAF484C7G

Cronometro

Tasks Compilation


	Task
✓	Compile Design
✓	Analysis & Synthesis
✓	Fitter (Place & Route)
✓	Assembler (Generate programming file)
✓	TimeQuest Timing Analysis
	EDA Netlist Writer
	Edit Settings
	Program Device (Open Programmer)

Opens an existing file

```
1 ENTITY Cronometro IS
2 PORT(CLK: IN BIT;
3      DISPLAY_0: OUT BIT_VECTOR( 6 DOWNT0 0));
4      DISPLAY_1: OUT BIT_VECTOR( 6 DOWNT0 0);
5      DISPLAY_2: OUT BIT_VECTOR( 6 DOWNT0 0);
6      DISPLAY_3: OUT BIT_VECTOR( 6 DOWNT0 0));
7 END Cronometro;
8
9 ARCHITECTURE one OF Cronometro IS
10 SIGNAL AUX: BIT;
11 SIGNAL AUX_1: INTEGER RANGE 0 TO 9;
12 SIGNAL AUX_2: BIT;
13 SIGNAL AUX_3: INTEGER RANGE 0 TO 5;
14 SIGNAL AUX_4: BIT;
15 SIGNAL AUX_5: INTEGER RANGE 0 TO 9;
16 SIGNAL AUX_6: BIT;
17 SIGNAL AUX_7: INTEGER RANGE 0 TO 5;
18
19
20
21 COMPONENT DIV_CLK IS
22 PORT(IN_CLK: IN BIT;
23      OUT_CLK: OUT BIT);
24 END COMPONENT;
25
26 COMPONENT COUNT_9 IS
27 PORT(IN_CLK, RESET: IN BIT;
28      SAIDA: OUT INTEGER RANGE 0 TO 9;
29      COUT: OUT BIT);
30 END COMPONENT;
31
32 COMPONENT COUNT_5 IS
33 PORT(IN_CLK, RESET: IN BIT;
34      SAIDA: OUT INTEGER RANGE 0 TO 5;
35      COUT: OUT BIT);
36 END COMPONENT;
37
38
39 COMPONENT COUNT_2 IS
40 PORT(IN_CLK, RESET: IN BIT;
41      SAIDA: OUT INTEGER RANGE 0 TO 9;
42      COUT: OUT BIT);
43 END COMPONENT;
44
45
46 COMPONENT DECODIFICADOR_9 IS
47 PORT(IN_DECK: IN INTEGER RANGE 0 TO 9;
48      DISPLAY: OUT BIT_VECTOR(6 DOWNT0 0));
49 END COMPONENT;
50
51 COMPONENT DECODIFICADOR_5 IS
52 PORT(IN_DECK: IN INTEGER RANGE 0 TO 5;
53      DISPLAY: OUT BIT_VECTOR(6 DOWNT0 0));
```

Compilation Report - DDD

Assignment Editor



SITIVO

Download DE10-Lite CD
<http://de10-lite.terasic.com/cd>

DE10-Lite

intel FPGA

MAX10

terasic

67



Download DE10-Lite CD
<http://de10-lite.terasic.com/cd>

DE10-Lite

terasic

0527