Digital Electronics

Diego Trapero

Table of contents

1   Digital Electronics

1.1   Binary

1.2   Boolean

1.3   Logic Gates

- **Basic gates** perform the three basic boolean operations: conjunction (AND), disjunction (OR) and negation (NOT). Only one the two other gates is neccesary in conjuntion with the NOT gate to implement everty boolean function. The other operation can be expressed in therms of the other two.
- **Derived gates** perform derived boolean operations, operations that can be composed from basic operations. The most common are NAND, NOR, XOR, and XNOR gates.

1.3.1   NOT Gate

Rule: The NOT gate output is the complementary of the input

| A	NOT A
0	1
1	0

1.3.2   AND Gate

Rule: The AND gate output is 1 only when all the inputs are 1.

A	B	A AND B
0	0	0
0	1	0
1	0	0
1	1	1

1.3.3   OR Gate

Rule: The OR gate output is 1 when any of the inputs is 1.

A	B	A OR B
0	0	0
0	1	1
1	0	1
1	1	1

1.3.4   NAND Gate

Rule: The NAND gate output is 0 when all the inputs are 1

- The NAND gate is a NOT-AND gate
- The NAND gate can be viewed as a negative-OR whose output is 1 when any inputs is 0

VHDL Code:

```vhdl
entity NANDGate is
    port (
        a, b : in bit;
        x : out bit
    );
end NANDGate;

architecture NANDArch of NANDGate is
begin
    x <= a NAND b;
end NANDArch;
```

1.3.5   NOR Gate

Rule: The NOR gate output is 0 when any of the inputs is 1.

- The NOR gate is a NOT-OR gate
- The NOR gate can be viewd as a negative-AND whose output is 1 only when all the inputs are 0.

1.3.6 XOR Gate

A XOR B

Rule: The XOR gate output is 1 when all the inputs are not the same

1.3.7 XNOR Gate

A XNOR B

Rule: The XNOR gate output when the inputs are not the same

1.4 Adders

1.4.1 Half adder

A half adder is a two input, two output circuit, that takes two input bits, A and B, and ouputs the two-digit sum, $A + B$. The MSB of the sum is referred as C (carry) and the LSB digit is S (sum). If performing addition digit by digit, the S ouput it's the result digit and the C output is the carry resulting of the operation. This adder does't take into account the carry of the previous digit addition, this is why it is called half adder.

Truth table

| A	B	C	S
0	0	0	0
1	0	0	1
0	1	0	1
1	1	1	0

Logic operations

- $S = A \oplus B$
- $C = AB$

Gate implementation

4

1.4.2 Full adder

A full adder is a three input, two output circuit, that takes three input bits, A, B and C_i, and ouputs the two-digit sum, $A + B + C_i$. If performing addition digit by digit, A and B are the operands, C_i the previous carry, the S ouput it's the result digit and the C output is the carry resulting of the operation.

Truth table

A	B	C_i	C_o	S
0	0	0	0	0
1	0	0	0	1
0	1	0	0	1
1	1	0	1	0
0	0	1	0	1
1	0	1	1	0
0	1	1	1	0
1	1	1	1	1

Logic operations

- $S = A \oplus B \oplus C_i$
- $C_o = (A \cdot B) + (C_i \cdot (A \oplus B))$

Gate implementation

Figure 1: Source: http://commons.wikimedia.org/wiki/File:Full__Adder.svg

Full adder from two half adders A full adder can be implemented from two half adders and an OR gate:

1.5 Comparators

1.5.1 Equality Comparators

1-bit equality comparator A 1 bit equality comparator can be implemented with a XNOR gate:

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

n-**bit equality comparator** A n-bit comparator can be implemented by comparing two numbers digit by digit with n XNOR gates and then processing the outputs through an AND gate to check if every bit is the same in the two numbers

1.6 Multiplexers, Demultiplexers, Encoders, Decoders

1.6.1 Multiplexer

A Multiplexer is...

2 to 1 Multiplexer

$$Y = (D_1 \cdot \overline{S}) + (D_0 \cdot S)$$

S	D_0	D_1	Y
0	0	0	0
0	0	1	0
0	1	0	1

0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

S	Y
0	D_0
1	D_1

A straightforward realization of this 2-to-1 multiplexer would need 2 AND gates, an OR gate, and a NOT gate.

MUX implementation of truth table A mux based circuit can be used to implement a boolean function.

A logic function with n input bits and 1 ouput bit can be implemented in a MUX with n selection bits and 2^n data inputs, i.e. a 2^n-to-1 MUX.

[***** poner ejemplo]

Figure 2: 4 to 1 multiplexer. Source: http://www.ecgf.uakron.edu/grover/web/ee263/slides/Chapter%2006B.pdf

1.6.2 Demultiplexer

1.6.3 Encoder

1.6.4 Decoder

1.7 Biestables

Biestables are devices that have two stable states (SET and RESET); they can retain either of these states indefininitly, making them useful as storage devices.

Biestables 〈 Latches / Flip-Flops

Figure 3: 4 to 1 demultiplexer. Source: http://en.wikipedia.org/wiki/File:Demultiplexer_Example01.svg

Truth Table

S_1	S_0	I_0	F_3	F_2	F_1	F_0
0	0	0	0	0	0	0
		1	0	0	0	1

S_1	S_0	I_0	F_3	F_2	F_1	F_0
0	1	0	0	0	0	0
		1	0	0	1	0

S_1	S_0	I_0	F_3	F_2	F_1	F_0
1	0	0	0	0	0	0
		1	0	1	0	0

S_1	S_0	I_0	F_3	F_2	F_1	F_0
1	1	0	0	0	0	0
		1	1	0	0	0

1.7.1 Latches

Latches are. . .

SR (SET-RESET) Latch

Gate implementations

Internal signal implementation

8

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity S_R_latch_top is
    Port ( S : in     STD_LOGIC;
           R : in     STD_LOGIC;
           Q : out    STD_LOGIC);
end S_R_latch_top;

architecture Behavioral of S_R_latch_top is
signal Q2   : STD_LOGIC;
signal notQ : STD_LOGIC;
begin

Q    <= Q2;
Q2   <= R nor notQ;
notQ <= S nor Q2;

end Behavioral;
```

Inout ports implementation

```vhdl
entity SR_Latch is
  Port ( S,R : in STD_LOGIC;
         Q : inout STD_LOGIC;
         Q_n : inout STD_LOGIC);
 end SR_Latch;

 architecture SR_Latch_arch of SR_Latch is
 begin
 process (S,R,Q,Q_n)
       begin
             Q <= R NOR Q_n;
             Q_n <= S NOR Q;
       end process;

 end SR_Latch_arch;

-- http://vhdlbynaresh.blogspot.com.es/2013/07/design-of-sr-latch-using-behavior.html

library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity SR_Latch is
    port(
        enable : in STD_LOGIC;
        s : in STD_LOGIC;
        r : in STD_LOGIC;
        reset : in STD_LOGIC;
        q : out STD_LOGIC;
        qb : out STD_LOGIC
        );
end SR_Latch;

architecture SR_Latch_arc of SR_Latch is
begin

    latch : process (s,r,enable,reset) is
    begin
        if (reset='1') then
            q <= '0';
            qb <= '1';
        elsif (enable='1') then
```

```vhdl
        if (s/=r) then
            q <= s;
            qb <= r;
        elsif (s='1' and r='1') then
            q <= 'Z';
            qb <= 'Z';
        end if;
    end if;
  end process latch;

end SR_Latch_arc;
```

**Gated SR Latch**

Gated D Latch

1.7.2 Flip-Flops

Flip-flops are. . .

D FlipFlop

CLK	D	Q_{next}
ˆ	0	0
ˆ	1	1
0	X	Q
1	X	Q

VHDL Implementations

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity DFF is
    port(
        D : in std_logic; --Data input
        C : in std_logic; --Clock signal
        Q : out std_logic   --Data output
    );
end DFF;

architecture Behavioral of DFF is

begin
    process(C)
    begin
        if rising_edge(C) then
            Q <= D;
        end if;
    end process;
end Behavioral;
```

D Flip Flop with Enable and Reset

```vhdl
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity DFF is
    port(
        D  : in  std_logic; --Data input
        C  : in  std_logic; --Clock signal
        EN : in  std_logic; --Enable signal
```

Figure 4: Synthesis Result

```vhdl
        R   : in  std_logic; -- Asyncronous reset
        Q   : out std_logic  --Data output
    );
end DFF;

architecture Behavioral of DFF is
begin

    process(C, R)
    begin
        if (R = '1') then
            Q <= '0';
        else if rising_edge(C) AND EN='1' then
            Q <= D;
        end if;
        end if;
    end process;

end Behavioral;
```

D Flip Flop with Enable, Reset and Preset

```vhdl
-- Code from Wikibooks:
-- https://en.wikibooks.org/wiki/VHDL_for_FPGA_Design/D_Flip_Flop

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity DFF is
   port
   (
      clk : in std_logic;

      rst : in std_logic;
      pre : in std_logic;
      ce  : in std_logic;
```

Figure 5: Synthesis Result

```vhdl
      d : in std_logic;

      q : out std_logic
   );
end entity DFF;

architecture Behavioral of DFF is
begin
   process (clk) is
   begin
      if rising_edge(clk) then
         if (rst='1') then
            q <= '0';
         elsif (pre='1') then
            q <= '1';
         elsif (ce='1') then
            q <= d;
         end if;
      end if;
   end process;
end architecture Behavioral;
```

With Guarded Block

```vhdl
-- D Flip Flop with Guarded Block, from Circuit Design with VHDL

LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY dff IS
    PORT (
        d, clk, rst: IN STD_LOGIC;
        q : out std_logic
END dff;

ARCHITECTURE dff OF dff IS
BEGIN
    b1: BLOCK (clk'EVENT AND clk='1')
```

```
    BEGIN
        q <= GUARDED '0' WHEN rst='1' ELSE d;
    END BLOCK b1;
END dff;
```


1.8   Finite State Machines

Finite State Machines (FSM) are...

- Moore machine: The FSM uses only entry actions, i.e., output depends only on the state.
- Mealy machine: The FSM uses only input actions, i.e., output depends on input and state.

VHDL Template for FSMs

```
-- FSM template: from Circuit Design with VHDL

LIBRARY ieee;
USE ieee.std_logic_1164.all;
---------------------------------------------------------
ENTITY <entity_name> IS
   PORT ( input: IN <data_type>;
          reset, clock: IN STD_LOGIC;
          output: OUT <data_type>);
END <entity_name>;
---------------------------------------------------------
ARCHITECTURE <arch_name> OF <entity_name> IS
TYPE state IS (state0, state1, state2, state3, ...);
   SIGNAL pr_state, nx_state: state;
BEGIN
   ---------- Lower section: ------------------------
   PROCESS (reset, clock)
   BEGIN
      IF (reset='1') THEN
         pr_state <= state0;
      ELSIF (clock'EVENT AND clock='1') THEN
         pr_state <= nx_state;
      END IF;
   END PROCESS;
   ---------- Upper section: ------------------------
   PROCESS (input, pr_state)
   BEGIN
      CASE pr_state IS
         WHEN state0 =>
            IF (input = ...) THEN
               output <= <value>;
               nx_state <= state1;
ELSE ...
            END IF;
         WHEN state1 =>
            IF (input = ...) THEN
```

```
            output <= <value>;
            nx_state <= state2;
ELSE ...
        END IF;
      WHEN state2 =>
        IF (input = ...) THEN
            output <= <value>;
            nx_state <= state3;
ELSE ...
END IF; ...
    END CASE;
  END PROCESS;
END <arch_name>;
```

1.9 Lookup tables

A Lookup Table (LUT) can enconde a n-bit boolean function, with 1 bit output.

A n-bit LUT can be implemented with a mux whose select lines are the n inputs of the LUT and whose 2^n inputs are constants.

2-bit LUT

| X_0	X_1	Y
0	0	y_0
0	1	y_1
1	0	y_2
1	1	y_3

FPGA logic cell FPGAs are built of many interconnected logic cells. A basic logic cell could be composed of a 4 LUT, a flipflop and a 2to1 mux to bypass the register.

2   Reference tables

2.1 Logic Gates

Gate	Symbol	Rule	Truth table
NOT		The NOT gate output is the complementary of the input	not
AND		The AND gate output is 1 only when all the inputs are 1	and
OR		The OR gate output is 1 when any of the inputs is 1	or
NAND		The NAND gate output is 0 when all the inputs are 1	or
NOR	NOR	The NOR gate output is 0 when any of the inputs is 1	or
XOR		The XOR gate output is 1 when all the inputs are not the same	or
XNOR		The XNOR gate output when the inputs are not the same	or

2.2 Biestables

Biestables
- Latches
  - SR Latch
  - Gated SR Latch
  - Gated D Latch
- Flip-Flops
  - SR Flip-Flop
  - D Flip-Flop
  - JK Flip-Flop

Latch	asd
S Q R $\bar{Q}$	q
S Q EN R $\bar{Q}$	q
D Q EN $\bar{Q}$	q

FlipFlop	asd
S Q C R $\bar{Q}$	q
D Q C $\bar{Q}$	q
J Q C K $\bar{Q}$	q

3 Bibliography

- Digital Fundamentals, Thomas L. Floyd, 10th ed. Pearson

4 More