

# IEP-E

Brian Chen (bc604)


Christmas Vacation, 12/2023-01/2024




$$\frac{1}{R} = 2.1028 m\Omega^{-1}$$
,  $R = 475.56\Omega$ 



$$I = 9.171 mA$$
 when  $V = 5.0V$   
 $V_f = V - IR = 0.639V$ 




 $V_{USB} = 5.012V$ 




 $V_{fd} = 0.729V$  (Note:  $V_{fd}$  is forward biased voltage drop across diode)


- Experimental values:
  - $V_{fd} = 0.729V$
  - $I = \frac{V_{USB} V_{fd}}{R_0} = 9.113 mA$
- Theoretical values from LTSpice in E1:
  - I = 9.17mA
  - $V_{fd} = 0.690V$
- The two results are closely matched.




- 1N4001:
- $V_{fd} = 0.700V$




- Yellow LED:
- $V_{fd} = 2.000V$




- Green LED:
- $V_{fd} = 2.057V$




- Red LED:
- $V_{fd} = 1.875V$
- Presumably the forward voltages are different due to the materials of different diodes being different, especially between the light emitting ones and the none-light-emitting ones.




- Infrared Red LED:
- $V_{fd} = 1.260V$




- Infrared light can be seen with phone cameras
- The photo in the left is taken with most light sources turned off and the only light source blocked by a Christmas card – It seems like removing all light sources will make the photo blurry




- $V_{fd} = 1.877V$
- $I_{tot} = 6.645 mA$
- Both diodes are darker than being alone, which is expected, since the voltages across them decreases from the nearly halved resistance caused by parallel.
- Nothing else seem to change significantly.




When V > 0.7V,  $\frac{1}{R} = -1.039p \ \Omega^{-1}$ ,  $R = 9.62 \times 10^{11} \Omega$ 



Leakage current: when V=5.0V, I=-2.525nA. Negligible.




For the 1N5817, the -1.9mΩ-1 main difference lies in that it seems to have a way smaller -1.2mΩ-1 forward voltage than 1N914.




https://www.diodes.com/assets/Datasheets/1N5817-1N5819.pdf


Forward Voltage (Note 5)	@ $I_F = 1.0A$ @ $I_F = 3.0A$	V <sub>FM</sub>	0.450 0.750

- At 5V, with around 10mA max current, we cannot reproduce the results listed in the specification. However, given that the forward voltage seems to rise with the current, and that it's 0.450V at I=1.0A, our prediction that the forward voltage is very small is correct.
- However if the model is changed to having a 0-50V voltage swipe and a 47 Ohms resistor, we can indeed reach I=1.0A.






- $\frac{1}{R} = 21.237 m\Omega$ ,  $R = 47.09\Omega$
- When I = 0.999A, V = 47.36V
- Thus  $V_f = V IR = 270 mV$
- It's quite far from the published values (450mV). I am not sure about the cause of the issue.



• From the LTSpice graph, the breakdown voltage is approximately 2.264 V.

 The current on the graph is negative, because (presumably) the positive direction for a diode is defined as anode – cathode in LTSpice.

 Real life usages of the Zener diode should include ensuring the minimum voltage of a circuit. By connecting in series the Zener diode with the original circuit, the circuit will only be powered if the voltages are higher than a specific value.



 Datasheets: breakdown voltage is 6.2V


• A: 
$$V_{fd} = 777mV$$

• B: 
$$V_{USB} = 5.037V$$

$$I = \frac{V_{USB} - V_{fd}}{R_0} = 9.064 mA$$


 These values are within expectations.

$R_0/\Omega$	$V_{USB}/V$	$V_{fd}/V$	I/mA
1500	5.045	3.099	1.297
1000	5.040	3.227	1.813
470	5.034	3.451	3.368
100	5.006	3.901	11.050
68	4.979	3.988	14.574
47	4.965	4.076	18.915





• There doesn't seem to be a way to compare the experimental results with the specifications, which claims that when  $I_{ZT}=41mA,\,V_Z=6.2V$ . (See: <a href="https://www.futurlec.com/Diodes/1N4735.shtml">https://www.futurlec.com/Diodes/1N4735.shtml</a>)

• There are also no models of 1N4735 available in LTSpice. Comparations with the 1N750 model cannot be directly made, but the simulation of 1N750 in LTSpice can be plotted as follows:




 Although not very obvious, we may notice a similar trend of increasing slope in both plots.








- From the graph above:
  - Width of Pulse: 9.756 0.384 = 9.372ms
  - Peak Voltage: 1.398V
- The peak voltage and width are both a bit less than what I expected I didn't expect such a voltage decrease since the resistance of the diode is quite low compared with the  $1k\Omega$  resistor but they are within reasonable range.




• As can be seen in the image above, the capacitor slows down the voltage decrease across the parallel resistor&capacitor (and make it a shape similar to a e^x curve). This also results in the minimum voltage being 297mV instead of 0 after the initial charging.









When C = 1mF, the "delay" of increase of voltage caused by the capacitor becomes so significant that it takes several times for the voltage to reach its peak. Due to the capacitor also countering voltage decrease, the voltage changes are nearly negligible.


- From the previous images, we can see that between 50-100 uF \* is a decent range where the AC ripple should be around 1/10 of their DC offset.
- [\*] Data manipulation using an Excel spreadsheet shows that it should be 100uF-500uF. Mistake caused by intuition.


• The final result would be around 170uF.

<b>300</b> u	3.43/0
300u	5.73%
200u	8.58%
170u	10.08%
160u	10.71%
150u	11.41%
100u	16.94%
50u	33.15%

2 /15%


50011





(When  $R=100\Omega$ )

#### Note: The red plot here is current through the resistor.




2m	8.42%
1.7m	9.90%
1.68m	10.01%
1.65m	10.20%
1.6m	10.51%
1.5m	11.21%
1m	16.76%
500u	32.93%
170u	87.46%

When  $R=100\Omega$ , C=1.68mF makes it (almost) exactly 10%. This is an extremely significant and roughly 10 times difference.


Considering that the difference between  $100\Omega$  and  $1k\Omega$  is also 10 times, these two data might have something to do with each other. My guess would be that the voltage through the parallel part of the circuit has little to do with its overall impedance, but as long as the resistor and capacitor increase/decrease in the same ratio, the "current divider" circuit will work as normal.


Note: The red plot here is the total current (i.e. current through diode), and the cyan plot is the current through the resistor.



A mistake I made is comparing this with the voltage around diodes in previous exercises. This is the current.


The initial current through the diode is weirdly large, but the peak keep decreasing until it remains stable, presumably when the capacitor enters its fully charged cycle.






The experiment voltages are significantly lower than the simulation ones. This is presumably due to source impedance or some other impedance.


- LTSpice V\_R:
  - Max 1.398V
  - Min 0
- Experiment V\_R:
  - Max 819.1mV
  - Min -9.603mV
- LTSpice V\_All:
  - Max 2V
  - Min -2V
- Experiment V\_All:
  - Max 1.450V
  - Min -2.040V




• When the series resistance of the source is set to  $1k\Omega$ , the results are quite similar to what we saw from the experiment results.




- The blue trace in this graph is the voltage across the diode.
- The schematic can be found below, but this graph can also be achieved by using V(n001) – V(n002) in the original circuit.




As expected, reversing the diode has little effect on the voltages besides reversing them.




- Placeholder for now
- Left for finish after revision.






- When gate-source voltage (V\_GS) is quite large, it takes a significantly larger drain-source voltage (V\_DS) to reach the max current (I\_DS).
- Beside this, there are no significant differences between the two sweeps.



- Max voltage swing at drain:  $V_D = 0.5V_{DD} = 2.5V$
- Thus  $R_S = \frac{V_D V_{DS}}{I_D} = 33.33 \Omega$ , and  $R_D = \frac{V_{DD} V_D}{I_D} = 166.67 \Omega$
- $V_G = V_{GS} + V_S = V_{GS} + I_D R_S = 2.7V$
- Since also  $V_G=rac{R_2}{R_1+R_2}V_{DD}$ , given  $R_2=1M\Omega$ , we have  $R_1=0.852M\Omega$

• Presumably  $1M\Omega$  is just chosen because it has a large resistance, and thus eliminating any current at gate.




 $V_S$  and  $V_D$  are mixed up in the initial LTSpice model, so these two values are wrong as well. The errors are left here, serving as a reminder.

#### LTSpice Simulation Results:

- $V_S = 2.52V$ ;  $V_D = 0.50V$ ;  $V_G = 2.70V$ ;  $V_{DD} = 5.00V$
- $I_D = 14.9mA$ , and the current floating through  $R_S$ ,  $R_D$ , Source-to-Drain, are all the exact same. (Probably the LTSpice model is just configured to do this?)
- $I_{R1} = I_{R2} = 2.70 \mu A$
- No current between Gate and Drain
- Comments: From the values above (after the orange corrections):  $V_{DS}=2.02V$ ,  $V_{GS}=2.20V$ ,  $I_{D}=14.9mA$ . All these values match very well with the givens, especially considering I only kept four sig figs in the resistances in the simulation. (i.e., 33.330hms)


- Two equations always apply to this circuit:
  - $\bullet \ I_D(R_D + R_S) = V_{DD} V_{DS}$
  - $\overline{\frac{R_2}{R_1 + R_2}} V_{DD} = V_{GS} + I_D R_S$
- While changing the resistors,  $V_{GS}$  should stay from 1.8 to 2.4;  $V_{DD}=5V$ . Also, according to the available resistors, we have  $R_1=0.67M\Omega$ ,  $R_2=1M\Omega$  and  $R_D=168\Omega$ .
- Ideally,  $V_{DS}$  should be larger than 1V so it's guaranteed to stay in the "safe zone".

- After simplifying things further, we have:
  - $2 + I_D R_S = 2.994$
  - $I_D(168 + R_S) = 5 V_{DS}$
- One solution would be letting  $R_S=68\Omega$ . Then we have
  - $| \cdot | I_D | = 14.62 mA$
  - $V_{DS} = 1.550V$



- Operating Point:
  - $V_{DS} = 2.09894V$
  - $I_D = 12.2926mA$

# Exercise E13: Revision Acceptable



 At time of submission, the circuit was unable to be built due to lack of equipment (ZVN3310 MOS FET)