

10) VLEI Design obyles  **Full custom Cstandard cell library of custom design  for example derigning a sinpurand gale
* full custom Cstandard cell library & custom design)
for example : derigning a sinpurand face
some part of the are north which in performancethey use
ona parts which are herry cretical in perjormanatury use
CW8/0M dlykly
Lauer Lechnonogy -> jull custom
(444)
(ushom destigh
Bulk (1018 j. millions) ex snaparagon
bulk (10 8 1) mullions ) ex anaparagori
Xolmi (ushom:
wes only exandered all library -> Gaves It 14 Lanes
West only standard all linvary -> Gases, Ft, 14 thes, buyger ex
Standard cell have fixed height but varying width
Standard cell have fixed height but varying width ) Most bommon used by 8.% companies
Lan divelly synmame the his space wearing
bytware mare
(ell dibrary - 7 library darabase -> junional 1 yo
Lybut injo
L> 8themeticingo
- stiming - personnane power, ha havior
Willen Work 13 Works



FUIL Custom demi lumon x reselwon and allulopment + Slower in adupting A tech ex 3nm and 4nm technologies. 1x 14nm 0124 hm \* limited cello \* Exhaumille cells Insted & 31hpur AND lue 3 input AND Gals can le hauerouse 4inpur ov derighed and impremented 2 and 2 Casading x Fullb ophimised \* Not July Optimized x fasser time to market × Slowcy time to market \* Affordable for hunny x onto appoindable for pus 2 lox10 chips are Produced ×100×10° < Chips should be produced to breakeven the with Rand D FPGA ASIC raster time to market × 310wcr time to market x due to the long processes Cheaper for small awantities \* Expensive for smaller quantiso \* Even for producins 1000 now its Almost ophmized (lacks in terms of performance) Not so much low power >= More Opkimized \* low fow or \* Only busic experts le loquired \* Many Lesourus Reguircy

Asic Design 1	
	-7 MM all n 7 MM all n 2 MM all all all all all all all all all
1) Design spe	VING -7 diso know what modules are already wailable. (IP's, existing designs etc)
2) DTI COALLA	regish remarks fresh veriles, UHDL, c,c++, Python, MATLAB  Regish Transks level (etc)
4) Mari Viralion	-2 Actually for amplitude of common and the little
	more to hand mone singles . The Common of th
5) DET Design For	festability: =D-  There additional hang wave to the thing expraished and some to the thing expraished and some to the tens humber & and int. 2 inputs headed, but not possible: the less humber & and one of the tens humber & and one of the tens humber & and the tens
	-7 LIX THE MILE MENTION THE OF SUCCESSIONS ON COMME
7) Pimin 6 Anal	TANK WAS TOOLOGO , WIND LIMITARY BASER TOWN.
(8) Floor planning	
9) Placement inky	connected hexcusen books. Device Perse Cherks (DRG) or congestion or hotspot
(10) Rowins	-700 every time a design changes.
11) sormal Verigi	
12) Power likin	rac ivis
13) tabrication	_> 110 pins final product
13) Fabrication 14) Packagin	5
Design fellig	CONDY:
* Customer Requirments -> No.	4 inputs, thip is it, speed [surspeed ext] backery, power consumption, Area, Logic [function of the thip]
Manning for dissurence pro Bres 1	The Orip AX -7, a Processors - Masser
	* DOP-> Video wder or image or Andro
The Whole Pro	* private peripherals > (lan only be accessed by the procussor usually state) ***Clocks
1,000 increase in	* public peripherals (Com he accented by both processors) * ADC/DAC
Leamp	+ logic
	Mari ha is wed he cause a in simply aim.
RTL Goding:	Meritog is lised he cause of in simplicity.
COMP Und	In 6 Lease Wellisten at 1804 Law etc. In that I have a second as a second as
Ueritication:	by sen yenches. Test bench in the hand young varification.  OUT (penign and pen) output I test beach: Whole another not I ade. As inteded [system verilog]
0	
Bros /	desingging on it the design is very small



Power Extimation: enuc how soom the vonting	-ļ
* pase divipation mainly occurred to	
1Withins	
the areas wheremore jorner in dirripated	
* 65% interconnects  our cooled (migher frequency)	
-21% could Chigher frequency = more power consumed  "Yest bo 1/01 and 40 81"	-
Wenlog busics - used when kovean ev.	
Venlog blinds  (10 mil ) Dota flow or a bis in accions do gric  but from Ly Bluarioval -7 armit is not known  (atoms, Ly Bluarioval -7 armits araderished  Ex Ly Strubbural -> Mil Mil Mil	
10km Ly Blhamor III now beneues avaiderished	
when we have to connect aightern mounts we use fruitival our gr male	
dis su such	
The internals will be lither Daraglow or	
bena vioral.	
The integration of blockwil he structural	
Dara Flow [Half adder]	
$H^{A} + C = \alpha b$	
6 in a same	
module HA (8, C, a, b); will remain	
module HA (s, c, a, b); will remain for our input a, b; will remain surigh styll to our so, c;	
arrian $\delta = \alpha \wedge \delta$	
annign C = a(E) F.	
and symbol	
Chamodule	
Chambaox	
Benavioral derign (Half adder)	
Behavioral olin gn (Haif adder)	
Benavioral planger (Harf adder)	
Benavioral planger (Harf adder)	
Benavioral planger (Harf adder)	
Behavioral denga (Hay adder)	
Behavioral denga (Hay adder)	
Behavioral clarigh (Half acidev)	

