

10) VLSI design styles:

* full custom (standard cell library + custom design)
for example: designing a 3 input and gate

some part of the chip they will use standard cell library and parts which are very critical in performance they use custom design.


Latest technology \rightarrow full custom
or
custom design
or
Bulk (10's of millions) ex snapdragon

* Semi custom:

uses only standard cell library \rightarrow Gates, FF, latches, buffers etc


Standard cell have fixed height but varying width
most common. used by 80% companies

can directly synthesise the software



cell library \rightarrow library database \rightarrow functional info
 \rightarrow layout info
 \rightarrow schematic info
 \rightarrow timing \rightarrow performance power, behavior when noise is present

* FPGA (field programmable gate arrays)
 (chip already in hand)
 Pre fabricated => must-jarney




CLB -> look up tables
 MUXES -> routing and cascading
 SRAM -> storing
 DFFs

FPGA are good for prototyping or few chips are to be made

* FPGA are also good for parallel processing

* Gate array

small level functions
 ex toy car



Full Custom

- * research and development of tech ex 3nm and 4nm
- * Exhaustive cells
3 input AND gates can be designed and implemented
- * Fully optimized
- * slower time to market
- * only affordable for few
- * $100 \times 10^6 <$ chips should be produced to breakeven the cost of R and D

ASIC

- * slower time to market
* due to the long processes
- * Expensive for smaller quantities
* even for producing 1000 now its expensive
- * More optimized
- * low power
- * Many resources Required

Semi Custom

- * slower in adopting technologies.
ex 14nm or 24nm
- * limited cells
Instead of 3 input AND we have to use 4 input or 2 AND 2 cascading
- * Not fully optimized
- * faster time to market
- * Affordable for many
 $\approx 10 \times 10^4$ chips are produced

FPGA

- Faster time to market
- Cheaper for small quantities
- Almost optimized
(lacks in terms of performance)
- Not so much low power
- * Only basic expertise Required

ASIC Design flow:

1) Design specification

→ Guiding document based on customer. Full details of the product

2) Architecturing

→ Dividing the problem to smaller blocks and distribute it to your team.
→ Also know what modules are already available. (IP's, existing designs etc)

3) RTL coding

→ Design something fresh Verilog, VHDL, C, C++, Python, MATLAB
→ Register Transfer Level (RTL)

4) Verification

→ verify the hardware, checks the intended specification. (Freshers)

5) Synthesis


→ Code to Hardware blocks. SCL (Standard cell library)



6) DFT

Design For Testability

23 inputs needed to fully test



Insert additional hardware to check chip efficiency and use less number of cycles.

7) Timing Analysis

→ Fix the clock frequency. Check the expectations are met.

8) Floor planning

→ commonly merged with DFT
→ extract layout. approx planning of area of chip.

9) Placement

interconnects between blocks. Design Rule checks (DRC) or congestion or hotspot

10) Routing

(Many wire overlap)

→ mainly components called heating in particular area

11) Formal Verification

→ do every time a design changes.
→ does a mathematical check.

12) Power Estimation

→ estimate the total power consumption
→ switching (causes power consumption)

13) Fabrication

→ chemical processes

14) Packaging

→ I/O pins final products

Design specification:

* Customer Requirements → No. of inputs, chip size, speed (bus speed etc), battery, power consumption, area, Logic [function of the chip]
Output, cost, Application (Military, consumer etc)

Architecturing:

Planning for different processes of the chip

→ 2 Processors - Master slave

* DSP → Video codec or Image or Audio

* Memory

* Private peripherals → (can only be accessed by the processor usually slave)

* Clocks

* RF

* Memory

* Public peripherals (can be accessed by both processors)

* ADC/DAC

* Bus / Glue

* Logic


The whole process is divided into sections and assigned into teams

RTL Coding:

Verilog is used because of its simplicity. Other codes include VHDL, C etc

Verification:

* Done using test benches. Test bench in the form of verification.



Test bench: Whole another set of code. As intended. [system verilog]

* Simulation: usually done only when you have to debug or if the design is very small

Synthesis


- * code gets translated to hardware.
- * RTL code
- * based on the constraints given the synthesizer tool will select the appropriate cell to build your circuit
- * constraints (Area, power, speed etc)
- * standard cell library (SCL)
- * Map and synthesis tool is DC (synopsys) (design compiler)
- * synthesis tool
- * Netlist (connection of library cells)

Design for testability

- * check for process defects
 - functional defect
 - timing defect
- * test plan after manufacturing
- * during design phase we have to think how we can inject more circuits so that the design becomes more testable.
 - * controllability -> control the inputs
 - * observability -> observe the output
- * DFT insertion and test generation
- * Test application - Fab
- * signoff TESSent
- * Test cost > 60% of total cost

Timing Analysis

- * fix the clock frequency
- * clock synchronizes the data from FF to FF




several data is launched and the path with the maximum delay is called the critical path.

critical path decides your clock period.

clock tree -> How the clock is taken from source to different flip flops at the same time.


commonly used clock tree is H-tree





Formal Verification:

- * performed throughout the design cycle.
- * If any component is added or removed from the design at any stage, you verify the correctness using different methods.
- * different methods
 - * Equivalence checking
 - * property checking
 - * boolean algebra
 - * computational tree logic
 - * assertions

Code for full adder (structural-1)



$$S = a \oplus b \oplus C_{in} \quad C = a \cdot b + b \cdot C_{in} + C_{in} \cdot a$$




```

module FA.st (S, C, a, b, Cin);
  Input a, b, Cin;
  output S, C;
  wire N1, N2, N3, N4;
  Xor Xor1 (N1, a, b);
  Xor Xor2 (S, N1, Cin);
  and and1 (N2, a, b);
  and and2 (N3, b, Cin);
  and and3 (N4, Cin, a);
  Or Or1 (C, N2, N3, N4);
endmodule
    
```

A	B	Cin	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


- Power Estimation:** check how good the routing is
- * Power dissipation mainly occurs due to switching
 - * The areas where more power is dissipated is called hotspots.
 - * ~65% interconnects
 - 21% clocks (higher frequency = more power consumed)
 - * rest to I/O and logic.



The internals will be either Dataflow or behavioral.

The integration of blocks will be structural


Data Flow [Half adder]




module HA (s, c, a, b);

input a, b;

output s, c;

assign s = a  b; xor symbol

assign c = a  b; and symbol

Chamodule

Will remain same for all design styles

Behavioral design (Half adder)

