ARMY Note
The ARMY is part of the Advanced RISC Machines (ARM) family of general-purpose 32-bit microprocessors, which offer very low power consumption and price for high-performance devices. The architecture is based on Reduced Instruction Set Computer (RISC) principles, and the instruction set and related decode mechanism are much simpler than microprogrammed Complex Instruction Set Computers. This results in a high instruction throughput and impressive real-lime interrupt response from a small and cost-effective chip.

The instruction set comprises eleven basic instruction types: "Two of these make use of the on-chip article logic unit, barred shifter, and multiplier to perform high-speed operations on the data in a bank of 31 registers, each 32 bits wide; "Three classes of instruction control data transfer between the memory and the registers, one optimized for flexibility of addressing, another for rapid context switching, and the third for swapping data; "Three instructions control the flow and privilege level of execution; and "Three types are dedicated to the control of external coprocessors, which allow the functional to the compiler technology to manage complicated instruction interdependencies." Pipelining is employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being tetched from memory. The memory interface has been designed to allow the performance potential to be realized without incurring high costs in the memory systems. Speed critical control signals are pipelined to allow system control functions to be implemented in standard low-power logic, and these control signals are pipelined to allow system control functions to be implemented in standard low-power logic, and these control signals are pipelined to allow system control functions to be implemented in standard low-power logic, and these control signals are pipelined to a set of the processor. In

RAM7TDI Architecture
Features of ARM7TDM1 • ARM7 has 32 bits of MCU & ALU. • ARM7 has 32 bits of Data bus with aligned memory space. (Means with each machine cycle, it will execute 32bits via a data bus. Here aligned addressing is done.) • ARM7 has 32 bits.
• ARM7 has 32 bits of Address Bus. (So we can interface 4GB memory with it directly.) • ARM7 follows Von Neuman Model. (So 4GB memory will be common for code and data.) with the latest versions, they have switched to Harvard Architecture. • ARM7 has 1GD.—STORE Architecture, (Means for LOAD and STORE poperations, we have to use separate instructions.) * ARM7 has 1GD.—STORE Architecture, (Means for LOAD and STORE poperations, we have to use separate instructions.) * ARM7 has 1GD.—STORE Architecture, (Means for LOAD and STORE poperations, we have to use separate instructions.} * ARM7 has 1GD.—STORE Architecture, (Means for LOAD and STORE poperations, we have to use separate instructions.} * ARM7 has 1GD.—STORE Architecture, (Means for LOAD and STORE poperations, we have to use separate instructions.} * ARM7 has 1GD.—STORE Architecture, (Means for LOAD and STORE poperations, we have to use separate instructions.} * ARM7 has 1GD.—STORE Architecture, (Means for LOAD and STORE poperations, we have to use separate instructions.} * ARM7 has 1GD.—STORE Architecture, (Means for LOAD and STORE poperations.) * ARM7 has 1GD.—STORE Architecture, (Means for LOAD and STORE poperations.) * ARM7 has 1GD.—STORE Architecture, (Means for LOAD and STORE poperations.) * ARM7 has 1GD.—STORE Architecture, (Means for LOAD and STORE poperations.) * ARM7 has 1GD.—STORE Architecture, (Means for LOAD and STORE poperations.) * ARM7 has 1GD.—STORE Architecture, (Means for LOAD and STORE poperations.) * ARM7 has 1GD.—STORE Architecture, (Means for LOAD and STORE poperations.) * ARM7 has 1GD.—* ARM7 has

RISC Design Philospohy

RISC — Reduced Instruction Set Computer • RISC design initiated mainly for microcontrollers. • RISC works as per LOAD-STORE MODEL, {For LOAD and STORE operations, we need to execute separate instructions. LOAD & STORE can not be done in a single instruction. We can not perform logical & Arithmetic operations on memory data in a single instruction with a RISC processor.} • Most Instructions of RISC are registers based, so performance will be fast. • All instructions are of the same size, so parallel execution of instructions will be more efficient. • Fletch, Decode & Execute time for most instructions is of the same standards, so the pipeline will be more effective. • RISC has fewer addressing modes as most instructions are based on the register, so learning of the instruction set is simpler. • As most instructions are based on registers. RISC has more numbers of registers for programming. • Since most instructions are based on registers, it consumes less power to execute programs. • Most RISC architectures are scalable, like ARM, SPARK, etc. • RISC processor uses hardwire control, is smaller in size & less area on a chip. So many features are provided on-chip like Timer, ADC, DAC, IO Ports etc.

RISC Vs CISC
Parameters RISC CISC Full Form Reduced Instruction Set Computer Complex Instruction Set Computer Instruction Size Fixed Size Variable Size Instruction Fetch Time Same for all instruction Vary with respect to instructions Instruction Set Small & Simple Large and Complex Addressing Modes Lass Modes as most instructions are based on registers More Modes as Complex instructions are available with different verities Numbers of Registers Many Few Complier Design Simple Complex Program Size Long (Weak code density) Small (Better Code density) Numbers of Operand Fixed (Mainly in Registers) Variable (Can be in Registers & Memory) Control Unit Hardwire controlled Micro Program Controlled Execution Speed Faster Slower Pipelining More Effective Less Effective (It has more bubbles due more memory based instructions) Processor More suitable for dedicated operations More suitable for verities of operations

MEMORY MAPPED I/O
Parameters Von Neumann Harvard Memory Data and Program {Code} are stored in same memory Data and Program {Code} are stored in different memory Type RAM for Data & Code RAM for Data and ROM for Code Buses Common bus for Address & Data/Code Separate Buses for Address & Data/Code Program Execution Code is executed serially and takes more cycles Code is executed in parallel with data so it takes less cycles Data/Code Transfer Data or Code in one cycle Data and Code in One cycle Control Signals Less (Single memory R/W operation) More (Multiple memories R/W operations) Space It needs less Space It needs more space Cost Less Costly

Data Store Order

Operating Modes

User Mode: This is the normal mode in which all the user programs are executed. It is the only non privileged mode. It has limited access to Memory, IO, and Flags. All other modes are entered through an interrupt. Fast Interrupt Mode: This mode is enabled when a normal interrupt comes on the nIRQ Pin. These interrupts should be served with minimum delay. By default, Nested interrupts are enabled in this Mode. Interrupt Mode: This mode is enabled when a normal interrupt comes on the nIRQ Pin. These interrupts will be served with some delay. Nested interrupts are allowed in this Mode. Supervisor Mode: This mode is enabled when we reset the system. It is used to execute the BIOS program. This mode can be invoked by the programmer with SWI (Software interrupt). Abort Mode: This mode is entered when an unsuccessful attempt is made to access memory. Due to the protection mechanism, some memory locations are not accessible. Undefined Mode: This mode is entered when undefined instructions are attempted. This generally happens when coprocessor instruction is encountered, but the coprocessor is not available.

Programming Models and Registers

All the registers are orthogonal in ARM. Orthogonal means any instruction applied to R0 is also applicable to any register. • User/System Mode has R0-R15 and CPSR register. In total 17 registers. Main Program is there in user mode only. • Other Five modes have R0-R15, CPSR & SPSR registers; other modes are executed by some shorts of interrupt. So, other modes are served as ISR. • PC - Program Counter: It holds the factor it holds the reference it holds the data of the PC during other modes of execution of CALL. • CPSR - Current Program Status Register: It holds the total hadds the status registers in tholds the program. • SPSR - Saved Program Status Register: It holds the CPSR - Current holds the reference in the program is the register in the program is the register in the program is the registers. It holds the data of the PC during other modes of the register in the program is the register. It holds the CPSR - Carrent in the program is the register in the program is the register. It holds the data of the PC during other modes of the register in the program is the register. It holds the CPSR of user mode of the register is the program is the register. It holds the register it holds the register in the program is the register. It holds the register in the program is the register. It holds the call of the program is the register in the program is the register. It holds the register is the program is the register. It holds the register is the program is the register. It holds the register is the program is the register. It holds the register is the program is the register. It holds the register is the program is the register. It holds the register is the program is the register. It holds the register is the register in the register is the register. It holds the register is the register in the register in the register. It holds the register is the register in the register in the register is the register. It holds the register is the register in the register. It holds the register

ARM7 Pieplining

ARM7 pieplining • ARM7 uses 3 stage pipeline: Fetch, Decode & Execute. • ARM9 uses 5 stage pipeline: Fetch, Decode, Execute, Memory write & Register write. • ARM10 uses 6 stage pipeline: Fetch, Issue, Decode, Execute, Memory write & Register write. • Fetch, Decode & Execute has equal size of Machine Cycle. • Fetch: All the instruction of ARM7 has size of 32 bits. So, it will take only one machine cycle to fetch it as ARM7 has 32 bits data bus with aligned locations. • Decode: After fetch hardwrite decode circuit will decode instructions in one machine cycle only. • Execute: Execution is done by ALU & MAC ALU & MAC with respect to registers only. So execution will take one machine cycle only. • ARM7 has LOAD and STORE architecture. So, for loading the data from memory and storing data on to memory, there are separate instructions. • As ARM7 support 3 stage pipeline, PC always points 2 instructions ahead of the one being executed now. • Advantage: Fast Program Execution. • Disadvantage: Pipeline Fails in Branch Instruction execution.

Model of a Synchronous k-stages pipeline

Extending the Concept to Processor Pipeline • The same concept can be extended to hardware pipelines. • Suppose we want to attain k times speedup for some computation. • Alternative 1: Replicate the hardware k times -> cost also goes up k times. • Alternative 2: Split the computation into k stages -> very nominal cost increase, • Need for Buffering • In the hardware pipeline, need a Latch between successive stages to hold the intermediate results temporarily • The latches are made with master-slave flip-flops, and serve the purpose of isolating inputs from outputs. • The pipeline stages are typically combinational circuits. • When the Clock is applied, all latches transfer data to the next stage simultaneously.

Memory with ARM7
Memory Allocation in ARM • The ARM has 4GB of Memory space, • This memory space has address from 0000 0000H to FFFFFFFFFH, • This 4GB memory space can be divided into five sections: 1, On Chip Peripherals and IO Registers: • This area is dedicated to General purpose IO - GPIO and Special Function Registers - SFR of peripherals such as Timers, Serial Communication, ADC etc. • Memory Mapped IO is used here. • It can vary chip to chip of ARM7, • 1, On Chip Data SRAM: • It ranges from few KB to serval hundreds of KB. • It is used by data variables and STACK. • It can vary chip to chip of ARM7, • It can vary chip to chip, it may not be available, • It is neged store some program codes, Most often used for critical program. • It can vary chip to chip, it may not be available, • It neges from few KB to several hundreds of KB. • It is used store program Space, • It can also be used to store some fixed data like ASCII & Look up table, • It is there under control of PC of ARM. • It can vary chip to chip. 5. OFF Chip DRAM: • It ranges from few MB to serval hundreds of MB. • It can be implemented by external interfacing with ARM. • User can interface OFF Chip DRAM based on the need of application

AMBA
Basics of AMBA • AMBA (Advanced Microcontroller Bus Architecture) is SoC Bus architecture for Microcontroller, • Bus Architecture Includes System Bus, {Address Bus + Data Bus + Control Bus} • AMBA provides the interface to functional blocks of the microcontroller, • Bus Architecture Includes System Bus, {Address Bus + Data Bus + Control Bus} • AMBA provides the interface to functional blocks of the microcontroller/Microprocessor, • Memory {SRAM, DRAM, EPROM, Flash Memory} • DSP (Digital Signal Processor) • DMA (Direct Memory Access) • USBS, SPI, 12C, IO ports, ADC/DAC, Timer, AMBA Standards • AHB - Advanced High Performance Bus • ASB - Advanced System Bus • APB - Advanced Peripheral Bus • ATB - Advanced Trace Bus • AXI-AMBA Extensible Interface APB • Advanced Peripheral Bus used for low BW Peripherals. • It has simple protocols and No pipeline support. • Used for read/write data from the bridge to the peripherals. • Bridge is Master & All the peripherals are slaves. • APB shares same signals for read & Write. • Burst transfer is not possible. AHB • Advanced High performance Bus uses for high Bandwidth interface. • Components can be DMA, DSP, System Memory, CPU etc. • It Supports Master Slave Concept. • Multi Master & Multi Slaves are supported. • Burst Transfer is possible.

Paging
Basics of Paging • It is used to convert the virtual address into a Physical Address. • By only physical addressing, with 32bits of addressing we can only interface 4GB only. • By virtual memory addressing, we can address more than physical space. • Example: ARMv8 has 52bits of virtual memory addressing, so with ARMv8, we can interface at max 4PB.

TLB && MMU

Translation Look aside Buffer - TLB • The Translation Lookaside Buffer (TLB) is a cache of recently accessed page translations in the MMU. • For each memory access performed by the processor, the MMU checks whether the translation is cached in the TLB. If the requested address translation causes a hit within the TLB, the translation of the address is immediately available. • Each TLB entry typically contains not just physical and Virtual Addresses but also attributes such as memory type, cache policies, access permissions, the Address Space ID (ASID), and the Virtual Machine ID (VMID). Translation Look aside Buffer - TLB • If the TLB does not contain a valid translation for the Virtual Address issued by the processor, known as a TLB miss, an external translation table walk or lookup is performed. • Dedicated hardware within the MMU enables it to read the translation tables in memory. • The newly loaded translation can then be cached in the TLB for possible reuse if the translation table walk does not result in a page fault. The exact structure of the TLB differs between implementations of the ARM processors. • If the OS modifies translation entries that may have been cached in the TLB, it is then the responsibility of the OS to invalidate these stale TLB entries. MMU converts virtual address with following advantages: • Protection Mechanism (provides protection at different privileged levels) • Mitigates Memory fragmentation (makes memory access linear) • Enhance the physical memory (Total possible memory is no longer depends on physical addressing) • Memory usage is scalable. (No fixed size required for any segments.) • Make access faster with the use of cache memory. • User don't need to separate code and data. (Code and data accessed by MMU) • MMU separates tasks with respect usage of memory

Cache Memory

What is Cache Memory • It is SRAM. • Cache Memory holds recently & frequently accessed files. • Cache Memory may be there on chip or off chip. Basics of Cache Memory • Cache memory is small in size and it has fast data access. • The part of data and program are transferred from Primary or secondary memory to cache memory by OS. • If data from Primary Memory is mapped with the address inside cache memory then it is referred as 'Cache Hit' and If data from Primary Memory is not mapped with address inside cache then it referred as 'Cache Miss'. • If data is not available in cache memory then by different memory mapping scheme, data will be mapped to cache memory. Flush of Cache Memory • When CPU is accessing data from cache and if it is available with cache memory then operations will be super fast. • But if Outdated (No longer in use of core) data is there in cache then it has to get flush and there must be currently accessed data on cache memory for faster execution of programs. • Operating system OS updates currently accessed files in other execution of programs. • Operating system OS updates currently accessed files on the cache memory. Occar Cache Memory • If data is overdoaded with cache memory, then program execution will be slower. • Important programs may not work as per the expectations of programmer. • By clearing cache memory, we can make execution fast. • Clear cache decision is taken by programmer not by OS. Advantages of Cache Memory • Less Access time. • Program execution is fast with Cache. • It stores the data for temporary usage. Disadvantages of Cache Memory • Limited size. • Costly

Explanation of the ARM7 Data Flow Model
The ARM7 architecture data flow model explains how instructions and data move within the processor during execution. Here's a breakdown of its major components and workings: 1. Instruction Fetch Unit Fetches instructions from memory.



Indian Institute of Information Technology Allahabad

Prayagraj, Uttar Pradesh - 211012, India

C2 Assessment (Odd Semester 2023-24) Embedded System Design (ESD)

Instructions:

- Make the appropriate assumption(s) with an explanation.
- No need to explain the diagram in the form of a theory. No marks for it.
- It is recommended that explain the answer in the form of FlowChart or PseudoCode or BlockDiagram etc.

Sr.No.	Question	Marks
1	Background: In the current time scenario, autonomous electrical vehicles are available in the market. A stepper DC motor can be used for the wheel rotation of the vehicle. This motor can vary the rpm based on the duty goals which is based on Divisor When ON time width is more segmented.	5+5+5
	the duty cycle which is based on Pulse Width Modulation. When ON time width is more compared to OFF time width then motor rpm will increase as per the ratio and vice versa.	
	Problem: You need to design an embedded system for the traffic signal which is based on an ARM microcontroller. This system will vary the duty cycle (ON and OFF pulse width) to control the rpm speed of the vehicle (motor rpm) as per the traffic rule. (a). Design the pipeline stages for the given problem only for ARM-7 architecture. (b). Represent the ARM Mode Switching through a diagram for the given problem only and based on your designed pipeline in the previous statement. (c). Define at least 5 'ARM Instructions' with 'Operation Definition' and its Meaning' that should be applied to the given problem (and as per the previous 2 statements).	
	Hint: You can consider that traffic symbol information can be captured by the camera and required information can be extracted using image processing techniques. You can use a motor driver to control the duty cycle and accordingly, the pulse width can be varied by the microcontroller for the motor driver.	