

VDF PROJECT PART 1

Problem Statement No.2



2. If C=6'000 to 6'014, BCD Counter

C=6'o15 to 6'o30, 1x8 Demux

C=6'o31 to 6'o46, 4 bit even parity generator

C=6'047 to 6'077, A+B[12:10]

GROUP MEMBERS

AADITHYA MANOHARAN – MT21182

SACHI GARG – MT21206

DIKSHANT YADAV – MT21168

SPECICATIONS AND ASSUMPTIONS

1.1 Specifications

[1] Input ports: [3:0]A, [12:0]B, [5:0]C, clk, rst. A and B are data lines and C is control line

[2] Output port: [7:0] OUT

[3] Four functions need to be implemented by design:

I. BCD Counter: C=6'o00 to 6'o14

II. 1x8 DeMux: C=6'o15 to 6'o30

III. 4 bit even parity generator: C=6'o31 to 6'o46

IV. A+B[12:10]: C=6'o47 to 6'o77

1.2 Assumptions

- [1] BCD counter uses clk and reset as input ports and output is given to OUT[3:0].
- [2] 1x8 DeMux the select lines are given by A[2:0] and the input is A[3]. The output is given to OUT[7:0].
- [3] For 4-bit even parity generator, the four input bits are A[3:0] and the output is given to OUT[0]
- [4] For the operation of A+B[12:0], where A is four bits A[3:0] taken as one input and other input is three bits of B[12:10]. The output of carry and sum is stored in OUT[4:0]
- [5] Our Verilog code is written has 8 modules; the top module is named as top.
- [6] FF_in and FF_out modules are used for the synchronization of input and output connected to the FlipFlops. Synchronous Reset logic is also been implemented here, when the reset signal is made high then all the input and output are cleared to 0.

VERILOG CODE AND TEST BENCH

2.1 Verilog Code:

```
`timescale 1ns / 1ps
module top(clk,rst,A,B,C,OUT);
      input clk,rst;
      input [3:0]A;
      input [12:0]B;
      input [5:0]C;
      output [7:0]OUT;
      wire [3:0]OUT1;///BCD
      wire [7:0]OUT2;//1x8dmux
      wire OUT3; ///4BIT EVEN PARITY GEN
      wire [4:0]0UT4;
      wire [3:0]A_reg; wire [12:0]B_reg; wire [5:0]C_reg; wire [7:0]OUT_reg;
      //////GETTING IP FROM FF ///////
      FF_in in1(clk,rst,A,B,C,A_reg,B_reg,C_reg);
      //data data_in
(.clk(clk),.rst(rst),.A(A_Reg),.B(B_Reg),.OUT1(OUT1),.OUT2(OUT2),.OUT3(OUT3),.OUT4
(OUT4));
      BCD_Counter bcd(.clk(clk),.rst(rst),.OUT(OUT1));
      DeMux8x1 demux(.A(A_reg),.OUT_DEMUX(OUT2));
      EPG_4bit EPG(.A(A_reg),.OUT(OUT3));
      AplusB_12to10 aplusb(.A(A_reg),.B(B_reg),.OUT(OUT4));
      Controller
control(.clk(clk),.rst(rst),.C(C_reg),.Q1(OUT1), .Q2(OUT2), .Q3(OUT3), .Q4(OUT4),.
OUT(OUT_reg));
      FF_out out1(clk,rst,OUT_reg,OUT);
endmodule
```

```
module FF_in(clk,rst,A,B,C,A_reg,B_reg,C_reg);
      input clk,rst;
      input [3:0]A;
      input [12:0]B;
      input [5:0]C;
      output reg [3:0]A_reg;
      output reg [12:0]B_reg;
      output reg [5:0]C_reg;
      always@(posedge clk)//Synchronous Reset
      begin
            if(rst)
            begin
                  A_reg<=0;B_reg<=0;C_reg<=0;
            end
            else
            begin
                  A_reg<=A;B_reg<=B;C_reg<=C;
            end
      end
endmodule
```

```
////////FF Output////////
module FF_out(clk,rst,OUT_reg,OUT);
    input clk,rst;
    input [7:0]OUT_reg;
    output reg [7:0]OUT;
    always@(posedge clk)//Synchronous Reset
    begin
        if(rst) OUT<=8'b0;
        else OUT<=OUT_reg;
    end
endmodule</pre>
```


```
//////Controller////////////
module Controller(clk,rst,C,Q1,Q2,Q3,Q4,OUT);
      input clk,rst;
      input [5:0]C;
      input [3:0]Q1;///BCD Counter
      input [7:0]Q2;//1x8dmux
      input Q3; ///4BIT EVEN PARITY GEN
      input [4:0]Q4;//A+B[12:10]
      output reg [7:0] OUT;
      always@(*)
      begin
             if(rst) OUT = 1'b0;
             else begin
              if(C>= 6'o00 && C<=6'o14) OUT=Q1;
             else if(C>= 6'o15 && C<=6'o30) OUT=Q2;
             else if(C>= 6'o31 && C<=6'o46) OUT=Q3;
             else OUT=Q4;
              end
      end
endmodule
```

2.2 TEST BENCH AND SIMULATION WAVEFORM

A. Testbench-1:

```
timescale 1ns / 1ps
module TB2();
       reg clk, rst;
       reg [3:0]A; reg[12:0]B; reg[5:0]C;
       wire[7:0]OUT;
       top instance2(.clk(clk),.rst(rst),.A(A),.B(B),.C(C),.OUT(OUT));
       initial begin
       $dumpfile("TB2.vcd");
       $dumpvars;
       #0
              clk=0
       #5 rst=1;
       #5 rst=0;
       #5 A=4'b0101;
              B=13'b0_0000_0000_0000;
              C=6'000; //000 000
       #10 C = 6'003;//000_011
              A=4'b0100;
              B=13'b1_1111_1111_1111;// for checking bcd
       #10 C = 6'o10; // for checking bcd 001_000
              A=4'b1110;
              B=13'b0_0000_0000_0000;
       #10 C = 6'o11; // for checking bcd 001_001
```


```
A=4'b0101;
              B=13'b0_1110_0111_1010;
       #10 C = 6'o17; // for checking 8X1 DEMUX 001_101
              A=4'b1000;
       #10 C = 6'o16; // for checking 8X1 DEMUX 001_110
              A=4'b1111;
       #10 C = 6'o20; // for checking 8X1 DEMUX 001_100
              A=4'b1101;
       #10 C = 6'o25; // for checking 8X1 DEMUX 010_101
              A=4'b1110;
       #10 C = 6'o15; // for checking 8X1 DEMUX 001_101
              A=4'b1001;
       \#10 \ C = 6'o16; // for checking 8X1 DEMUX 001_110
              A=4'b1010;
       #10 C = 6'o20; // for checking 8X1 DEMUX 001 100
              A=4'b1100;
       #30 $finish;
       always #5 clk=~clk;//Clock Period is 10 with 50% duty cycle
endmodule
```



• The simulation waveform corresponding to the testbench-1, verifies the given functionality.

B. Testbench-2:


```
C=6'000; //000_000
       #10 C = 6'003;//000_011
              A=4'b0100;
              B=13'b1_1111_1111_1111;// for checking bcd
       #10 C = 6'o10; // for checking bcd 001_000
              A=4'b1110;
              B=13'b0_0000_0000_0000;
       #10 C = 6'o11; // for checking bcd 001_001
              A=4'b0101;
              B=13'b0_1110_0111_1010;
       #10 C = 6'o17; // for checking 8X1 DEMUX 001_101
              A=4'b1000;
       #10 C = 6'o16; // for checking 8X1 DEMUX 001_110
              A=4'b1111;
       #10 C = 6'o20; // for checking 8X1 DEMUX 001 100
              //A=4'b1101;
       \#10 C = 6'o25; // for checking 8X1 DEMUX 010_101
              A=4'b1110;
       #10 C = 6'o15; // for checking 8X1 DEMUX 001_101
              A=4'b1001;
       #10 C = 6'o16; // for checking 8X1 DEMUX 001_110
              A=4'b1010;
       #10 C = 6'o20; // for checking 8X1 DEMUX 001_100
              A=4'b1100;
       #10 C = 6'o25; // for checking 8X1 DEMUX 010_101
              A=4'b1011;
       #10 C=6'o77; //111 111
              A=6'b1010;
              B=13'b1_0000_1111_0000;
       #10 C=6'o55;//101_101
              A=6'b1100;
              B=13'b1_0111_0000_1111;
       #10 rst=1;
       #10 rst=0;
       #30 $finish;
       always #5 clk=~clk;//Clock Period is 10 with 50% duty cycle
endmodule
```



• The simulation waveform corresponding to the testbench-2, verifies the given functionality.


C. Testbench-3:

```
`timescale 1ns / 1ps
module TB2();
       reg clk,rst;
       reg [3:0]A; reg[12:0]B; reg[5:0]C;
       wire[7:0]OUT;
       top instance2(.clk(clk),.rst(rst),.A(A),.B(B),.C(C),.OUT(OUT));
       initial begin
       $dumpfile("TB2.vcd");
       $dumpvars;
       #0
              clk=0
       #5 rst=1;
       #5 rst=0;
       #5 A=4'b0101;
              B=13'b0 0000 0000 0000;
              C=6'000; //000_000
       #10 C = 6'003;//000_011
              A=4'b0100;
              B=13'b1 1111 1111 1111;// for checking bcd
       #10 C = 6'o10; // for checking bcd 001_000
              A=4'b1110;
              B=13'b0 0000 0000 0000;
       #10 C = 6'o11; // for checking bcd 001 001
              A=4'b0101;
              B=13'b0_1110_0111_1010;
       #10 C = 6'o17; // for checking 8X1 DEMUX 001_101
              A=4'b1000;
       #10 C = 6'o16; // for checking 8X1 DEMUX 001_110
              A=4'b1111;
       #10 C = 6'o20; // for checking 8X1 DEMUX 001_100
              A=4'b1101;
       \#10 C = 6'o25; // for checking 8X1 DEMUX 010_101
              A=4'b1110;
       #10 C = 6'o15; // for checking 8X1 DEMUX 001_101
              A=4'b1001;
       #10 C = 6'o16; // for checking 8X1 DEMUX 001_110
              A=4'b1010;
       #10 C = 6'o20; // for checking 8X1 DEMUX 001_100
              A=4'b1100;
       #10 C = 6'o25; // for checking 8X1 DEMUX 010_101
              A=4'b1011;
       #10 C = 6'o32; // for checking Even parity Gen 011_100
       #10 C=6'o77; //111_111
              A=6'b1010;
              B=13'b1 0000 1111 0000;
       #10 C=6'o55;//101_101
              A=6'b1100;
              B=13'b1 0111 0000 1111;
       #10 C=6'o37;//011 111
       #10 rst=1;
       #10 rst=0;
       #30 $finish;
       always #5 clk=~clk;//Clock Period is 10 with 50% duty cycle
endmodule
```




CODE COVERAGE

3.1 Code Coverage Testbench-1: (90.39%)




Code Coverage of the Testbench1 is 90.39%.


3.1.1 Analysis of The Report:



➤ The above toggle report is indicating that "rst" signal has not been toggled so its toggle report is 0%.




From here, we can see that the few bits of input Q2 of 1x8 demux have not been toggled by test cases we give in testbench hence toggle coverage of input vector Q2 is 75%.




From the above block report, we are observing that line-80,81 of the "controller" module in our Verilog code have not been covered properly in the test bench. Hence, it is contributing to the declining of block coverage.

3.2 Code Coverage Testbench-2: (95.39%)




❖ Overall Code coverage that we obtained from this test bench is 95.39%.


3.2.1 Analysis of The Report:



- ❖ Here, we can see that test cases that we had given for the test bench do not toggle all the bits of vector C in "in1" module, hence we can see a drop in toggle percentage.
- ❖ And, from the above report we can observe that bit 5 of vector C has not been toggled from $1 \rightarrow 0$ or $0 \rightarrow 1$.




- ❖ Here, because we are not using all the values of control signal C hence true or false conditions of above expressions have missed out resulting in decreased coverage percentage in "Control" module.
- ❖ For example, here for the expression C>=6'000, we don't have a false case where C<6'000 hence overall coverage grade has been decreased.




♣ Here, we can see that in "control" module one of the "elseif" block has not been covered as our test cases are not as such to cover this elseif condition where C>=6'o31 and C<=6'o46 i.e., for checking even parity generator hence we get block coverage less than 100% here.</p>


3.3 Code Coverage Testbench-3: (99.04%)



❖ Overall Code coverage we obtained from this test bench is 99.04%



- ❖ Here, because we are not using all the values of control signal C hence true or false conditions of above expressions have missed out resulting in decreased coverage percentage in "Control" module.
- ❖ For example, here for the expression C>=6'o00, we don't have a false case where C<6'o00 hence overall coverage grade has been decreased.



Toggle Coverage is shown as 100%

SYNTHESIS

Using the RTL code written for the functionality specified in the code coverage part, now the RTL is synthesised into netlists using technology library file, constraints specified.

Command:

genus -legacy_ui source script.tcl

Script:

```
set_attr library slow.lib
read_hdl vdf_prj.v
elaborate
read_sdc constraints.sdc
synthesize -to_mapped -effort medium
write_sdf -timescale ns -nonegchecks -recrem split -edges check_edge >
Report/delays.sdf
write_hdl > Report/synthesised_netlist.v
write_sdc > Report/dc_file_for_physical_design.sdc
write_script > Report/synthesis_script_sdc.g
report timing > Report/synthesis_timing_report.rep
report power > Report/synthesis_power_report.rep
report gates > Report/synthesis_cell_report.rep
report area > Report/synthesis_area_report.rep
gui show
```

4.(a) Minimum area, Keeping timing constraints highly relaxed.

SDC:

```
create_clock -name mclk -period 9 [get_ports clk]

set_clock_transition -rise 0.05 [get_clocks mclk]

set_clock_transition -fall 0.05 [get_clocks mclk]

set_clock_uncertainty 0.2 [get_clocks mclk]

set_clock_latency 0.5 [get_clocks mclk]

set_input_delay -clock [get_clocks mclk] 1 [get_ports A]

set_input_delay -clock [get_clocks mclk] 1 [get_ports B]

set_input_delay -clock [get_clocks mclk] 1 [get_ports C]

set_input_delay -clock [get_clocks mclk] 1 [get_ports rst]

set_input_transition 0.01 [get_ports A]


set_input_transition 0.01 [get_ports B]

set_input_transition 0.01 [get_ports C]


set_input_transition 0.01 [get_ports rst]

set_output_delay -clock [get_clocks mclk] 1 [get_ports OUT]


set_load 0.5 [get_ports OUT]
```





• The Synthesized netlist, has four blocks of design namely: FF_in, FF_out, EPG, BCD Counter. The detailed view of these blocks is shown below.



• As specified, the inputs are driven by FF before being used by some other combinational blocks.








As written in RTL code, the input is driven from Flipflops and output is taken from Flipflop.

```
Power Report
Instance: /top
Power Unit: W
PDB Frames: /stim#0/frame#0
   Category
                    Leakage
                              Internal Switching
                                                            Total
                0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00
                                                                    0.00%
     memory
    register
                3.17290e-06
                             4.56583e-05
                                          1.20273e-05
                                                                   81.98%
                                                       6.08585e-05
                0.00000e+00
                             0.00000e+00
       latch
                1.65184e-06
                             5.63928e-06
                                          2.23720e-06
                                                       9.52832e-06
       bbox
                0.00000e+00
                             0.00000e+00
                                          0.00000e+00
                                                       0.00000e+00
                                                                    0.00%
                0.00000e+00
                             0.00000e+00
                                          3.85200e-06
                                                                    5.19%
                                                       3.85200e-06
      clock
                             0.00000e+00
                                          0.00000e+00
        pad
                0.00000e+00
                                                       0.00000e+00
                                                                    0.00%
                0.00000e+00
                             0.00000e+00
                                          0.00000e+00
                                                       0.00000e+00
                                                                    0.00%
  Subtotal
                                                      7,42388e-05 00.00%
                4.82474e-06
                             5.12976e-05
                                          1.81165e-05
  Percentage
                      6.50%
                                  69.10%
                                              24.40%
                                                          100.00% 100.00%
```

| Area mode: timing library Pin Type Fanout Load Slew Delay Arrival (fF) (ps) (ps) clock mclk) launch latency +500 500 R utl 0UT reg[0]/CK 50 500 R |
|---|
| (fF) (ps) (ps) (ps) clock mclk) launch 0 R latency +500 500 R |
| latency +500 500 R |
| |
| 00T_reg[0]/Q DFFQX4 1 500.0 1031 +1009 1509 R ut1/OUT[0] |
| UT[0] |
| clock mclk) capture 9000 R latency +500 9500 R uncertainty -200 9300 R |



- In general, tool tries to optimize the design for minimum area for the given constraints.
- To have relaxed timing constraint attaining a larger positive slack, the time period has been increased to 9units.
- It's observed that after 9ns of time period the area remains constant and only the slack keeps on increasing.

4.(b) BEST TIMING, keeping timing constraints tight

SDC

```
create_clock -name mclk -period 1.795 [get_ports clk]


set_clock_transition -rise 0.05 [get_clocks mclk]
set_clock_transition -fall 0.05 [get_clocks mclk]
set_clock_uncertainty 0.2 [get_clocks mclk]
set_clock_latency 0.5 [get_clocks mclk]


set_input_delay -clock [get_clocks mclk] 1 [get_ports A]
set_input_delay -clock [get_clocks mclk] 1 [get_ports B]
set_input_delay -clock [get_clocks mclk] 1 [get_ports C]
set_input_delay -clock [get_clocks mclk] 1 [get_ports rst]


set_input_transition 0.01 [get_ports A]
set_input_transition 0.01 [get_ports B]
set_input_transition 0.01 [get_ports C]
set_input_transition 0.01 [get_ports rst]

set_output_delay -clock [get_clocks mclk] 1 [get_ports OUT]

set_load 0.5 [get_ports OUT]
```







Power Report

```
Instance: /top
PDB Frames: /stim#0/frame#0
                   Leakage Internal Switching
   Category
                                                        Total
                                                                Row%
     memory
              0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00
                                                                 0.00%
               3.10800e-06 2.27657e-04 7.79462e-06 2.38560e-04
   register
      latch
               0.00000e+00 0.00000e+00
                                        0.00000e+00
                                                   0.00000e+00
                                                                 0.00%
      logic
               4.77420e-06 5.18032e-05
                                        6.76752e-05
                                                    1.24253e-04
                                                                32.51%
       bbox
               0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00
                                                                 0.00%
               0.00000e+00 0.00000e+00 1.93588e-05
                                                    1.93588e-05
                                                                 5.07%
      clock
        pad
               0.00000e+00 0.00000e+00 0.00000e+00
                                                    0.00000e+00
                                                                 0.00%
               0.00000e+00 0.00000e+00 0.00000e+00
                                                   0.00000e+00
               7.88220e-06 2.79460e-04 9.48286e-05 3.82171e-04 100.00%
   Subtotal
  Percentage
                     2.06%
                                73.12%
                                            24.81%
                                                        100.00% 100.00%
```

```
Timing Report
  Generated by:
                           Genus(TM) Synthesis Solution 19.13-s073_1
                           Apr 03 2022 05:20:42 pm
  Generated on:
  Module:
Technology library:
                           top
slow
  Operating conditions: Slow (balanced_tree)
Wireload mode: enclosed
Area mode: timing library
                                             Type Fanout Load Slew Delay Arrival (fF) (ps) (ps) (ps)
(clock mclk)
                                           launch
                                                                                      500 R
                                          latency
                                                                             +500
  OUT_reg[0]/CK
OUT_reg[0]/Q
g86/A
                                          DFFQX4
                                                            1 13.2 52 +355
                                                                                       855 F
                                          BUFX20
                                                            1 500.0 195 +242
  q86/Y
out1/0UT[0]
                                     (constraints_area.sdc_line_20_27_1)
                                                                                      2097 F
(clock mclk)
                                           capture
                                                                                      1795 R
                                          latency
uncertainty
                                                                                      2295 R
Cost Group : 'mclk' (path group 'mclk')
Timing slack : -2ps (TIMING VIOLATION)
 Start-point : outi/oui_reg[0]/CK
End-point
             : OUT[0]
```

- To have the best timing performance for the synthesised netlist, the time period of clock is reduced.
- The value has been chosen accordingly so that the there is a very offset of being to violate hold time analysis.

```
Area Report
  Generated by:
                             Genus(TM) Synthesis Solution 19.13-s073 1
  Generated on:
Module:
                             Apr 03 2022
top
                                           05:20:43 pm
  Technology library:
                             slow
  Operating conditions:
Wireload mode:
Area mode:
                             slow (balanced_tree)
                             enclosed
timing library
          Module Cell Count Cell Area Net Area Total Area Wireload
        FF_out
FF_in
BCD_Counter
EPG_4bit
top
out1
in1
                                       1036.953
                                115
                                                      0.000
                                                                 1036.953
                                                                               <none> (D)
                                                      0.000
                                                                   399.643
265.672
                                                                               <none> (D)
<none> (D)
                              18
                                       118.076
  bcd
                                                      0.000
                                                                  118.076
                                                                                <none> (D)
                                                                   24.221
 (D) = wireload is default in technology library
```

4.(c) INTERMEDIATE SLACK

```
create_clock -name mclk -period 6 [get_ports clk]

set_clock_transition -rise 0.05 [get_clocks mclk]

set_clock_transition -fall 0.05 [get_clocks mclk]

set_clock_uncertainty 0.2 [get_clocks mclk]

set_clock_latency 0.5 [get_clocks mclk]

set_input_delay -clock [get_clocks mclk] 1 [get_ports A]

set_input_delay -clock [get_clocks mclk] 1 [get_ports B]

set_input_delay -clock [get_clocks mclk] 1 [get_ports C]

set_input_delay -clock [get_clocks mclk] 1 [get_ports rst]

set_input_transition 0.01 [get_ports A]


set_input_transition 0.01 [get_ports B]


set_input_transition 0.01 [get_ports C]

set_input_transition 0.01 [get_ports rst]


set_output_delay -clock [get_clocks mclk] 1 [get_ports OUT]


set_load 0.5 [get_ports OUT]
```






BCD_COUNTER







```
Power Report
Instance: /top
Power Unit: W
PDB Frames: /stim#0/frame#0
                   Leakage Internal Switching
                                                          Total
     memory
                0.00000e+00 0.00000e+00 0.00000e+00 0.00000e+00
                                                                   0.00%
    register
                3.10800e-06
                             6.81177e-05
                                         1.77479e-05
                                                      8.89736e-05
                                                                  81.07%
                0.00000e+00
                             0.00000e+00
                                         0.00000e+00
                                                      0.00000e+00
       logic
                1.71845e-06
                             9.32455e-06
                                         3.93434e-06
                                                      1.49773e-05
                                                                   13.65%
       bbox
                0.00000e+00
                             0.00000e+00
                                         0.00000e+00
                                                      0.00000e+00
                                                                   0.00%
                0.00000e+00
                             0.00000e+00
                                         5.79150e-06
                                                      5.79150e-06
      clock
                                                                   5.28%
                0.00000e+00
                             0.00000e+00
                                         0.00000e+00
                                                      0.00000e+00
        pad
                0.00000e+00
                             0.00000e+00
                                         0.00000e+00
                                                      0.00000e+00
                                                                   0.00%
   Subtotal
                4.82645e-06 7.74422e-05 2.74737e-05 1.09742e-04 00.00%
  Percentage
                     4.40%
                                70.57%
                                             25.03%
                                                       100.00% 100.00%
```

| Generated by: Generated on: Module: Technology library: Operating conditions: Wireload mode: Area mode: | Apr 05 2022 top slow slow (balance | d_tree) | n 19.13 | -s073_1 | 1 | | | |
|---|---|-----------------------------------|---------|---------|------|----------|-----------------|---|
| Pin | | Туре | Fanout | | | | Arrival (ps) | |
| (clock mclk) | | launch latency | | | | +500 | 0 500 | |
| out1 | | tatency | | | 50 | | 500 | |
| OUT_reg[0]/CK OUT_reg[0]/Q out1/OUT[0] | | DFFQX4 | 1 | 500.0 | | | | |
| OUT[0] | <<< | interconnect | | | 1031 | +0 +0 | | |
| (constraints_btw.sdc_line | _20_27_1) | | | | | | | |
| (clock mclk) | | capture latency uncertainty | | | | +500 | | R |

The time period has been chosen accordingly, so that the slack is in between the to cases of minimum area and best timing.

```
Area Report
                           Genus(TM) Synthesis Solution 19.13-s073_1
Apr 05 2022 02:52:14 pm
  Generated by:
  Generated on:
  Module:
  Technology library:
                                                                    Total Cell Area: 822.236
                           slow
  Operating conditions:
                           slow (balanced_tree)
                           enclosed
timing library
  Wireload mode:
  Area mode:
   tance Module Cell Count Cell Area Net Area Total Area Wireload
Instance
                                     821.236
                                                              821.236
                              108
                                                  0.000
                                                                         <none> (D)
top
         FF_in
FF_out
                               26
16
  in1
                                     265.672
                                                  0.000
                                                              265.672
                                                                         <none> (D)
  out1
                                     193.766
                                                  0.000
                                                              193.766
                                                                         <none> (D)
         BCD_Counter
                                     118.076
                                                  0.000
                                                              118.076
  EPG
         EPG 4bit
                                      24.221
                                                  0.000
                                                              24.221
                                                                         <none> (D)
 (D) = wireload is default in technology library
```


4.2 Quality of Results (QoR)

| | Time Period (ns) | Power (µ W) | Slack (ps) | Area |
|--------------------|------------------|-------------|------------|----------|
| Minimum Area | 9 | 74.238 | 6791 | 811.397 |
| Best Timing | 1.795 | 382.171 | -2 | 1036.953 |
| Intermediate Slack | 6 | 109.742 | 3791 | 822.236 |


- [1] The major attribute to the QoR of all the three constraints is time period.
- [2] For minimum area with relaxed timing constraint the tool chooses the best possible resources to have minimum area for the given constraints specified for the RTL code. Hence, the area obtained for the minimum area netlist is 811.397.
- [3] As time period is decreased in constraint file, the tool chooses the resources accordingly from the library file to meet the timing constraints for the given RTL code. Hence maximum area is synthesized for the best timing case.
- [4] To conclude for the best timing constraint with the same RTL code, the tool chooses different cells from the library for best timing performance
- [5] As expected, increasing the time period increases the slack.
- [6] Decreasing clock period reduces the circuit propagation time for the signal. Due to which the required time (RT) decreases. Hence the setup slack decreases to a negative value.
- [7] Changing constraints also results in optimized use of resources from library. As in case of minimum area because of relaxed timing constraints, the half adder is replaced by logic gates to implement the functionality.
- [8] Total Power increases as the cell count increases from decreasing the time period.
- [9] Switching power increases as the time period is decreased, i.e., operating at higher frequency leading to more toggling of bits that then consume more power.
- [10] The intermediate slack case has all the QoR in between the minimum area and best timing cases.

4.3 Mapping of RTL into Netlist:

The following analysis is done for the Intermediate slack netlist



- RTL code above is used to take inputs (A, B, C) to the flip flops, the tool maps the flipflop DFFQX1.
- The netlist uses NOR2BX1 gate for the reset logic in RTL code, i.e., one input to nor gate is 'rst' signal and second input is one bit of inputs.
- As in the RTL code only B[12:10] i.e, three bits of 13 bits of B being used, the netlist only considers 3 flip flops to take in input from B for those bits.



- As defined in the RTL code the outputs are driven by the Flip Flop DFFQX4.
- The output is of eight bits; hence 8 Flip flops are used. For each FF the input is given from a NOR2BXL gate for the reset logic in RTL code. i.e., when the reset signal is high then the output of NOR or the input to D-FF is '0'.

```
module BCD Counter(clk, rst, OUT);

module BCD Counter(clk, rst, OUT);

module BCD Counter(clk, rst, OUT);


input clk, rst;
output rg [3:e] OUT;
always@(posedge clk)
begin

if (rst) OUT[3:e] = 4*b8; ///reset input
cls if (rst) OUT[3:e] = 4*b8; ///reset input
else if (OUT[3:e] = 4*b8; ///reset input
else oUT[3:e] = 0UT[3:e] = 4*b8;
else OUT[3:e] = 0UT[3:e] = 1*b1;

module BCD Counter(clk, rst, OUT);
input clk, rst;
output [3:e] OUT;
wire 18, n 3, n 18, n 11, n 12, n 13, n 4, n 5, n 6, n 7;
wire 18, n 3, n 18, n 11, n 12, n 13);
OFFOXI (OUT_reg[3] 1. (K (clk), n 0 (ouT[3]));
MORXLX g216. (A (ouT[3)), B (n 8), n 1, n 12);
OFFOXI (OUT reg[1] 1. (K (clk), n 0, n 6), n 0 (ouT[1]));
MORXLX g216. (A (ouT[3)), B (n 8), n 1, n 1, n 12);
MORXLX g216. (A (ouT[3)), B (n 8), n 1, n 1, n 12);
MORXLX g216. (A (ouT[3)), B (n 8), n 1, n 1, n 12);
MORXLX g216. (A (ouT[3)), B (n 8), n 1, n 1, n 12);
MORXLX g216. (A (ouT[3)), B (n 8), n 1, n 1, n 12);
MORXLX g216. (A (ouT[3)), B (n 8), n 1, n 1, n 12);
MORXLX g216. (A (ouT[3)), B (n 8), n 1, n 1, n 12);
MORXLX g216. (A (ouT[3)), B (n 8), n 1, n 1, n 12);
MORXLX g216. (A (ouT[3)), B (ouT[4)), C (n 8));
MORXLX g216. (A (ouT[3)), B (ouT[4)), C (n 1), D (n 8), N (n 3);
MORXLX g216. (A (ouT[1]), N (ouT[1]), N
```

```
91393 COD ACPRIL D. ACPRIL D. ACPRIL D. ACPRIL D. ACPRIL D. ACCRIL D. ACCRIL
```

• In the RTL code the operation need to be performed is A+B[12:10]. The netlist synthesised by the tool uses one half adder and two full adders for computing addition of the three bits, for the MSB of A the addition is performed with the carry is performed using MUX and combinational logic.



• For the even parity generator, the behavioural level code in RTL is optimised by the tool to perform the desired functionality using OAI, NAND, XOR and XNOR.

LOGICAL EQUIVALENCE CHECKING

Command:

lec -lpgxl script.tcl


Script:

```
set_attr library slow.lib
read_hdl vdf_prj.v
elaborate
read sdc constraints area.sdc
report timing -lint
set_attribute dft_scan_style muxed_scan
define_dft shift_enable -active high -create_port scan_en
define_dft test_mode -active high -create_port test_mode
define_dft test_clock clk
report dft_setup
check_dft_rules > dft_report/dft_rules_report
fix_dft_violations -test_control test_mode -async_set -async_reset -clock
synthesize -to mapped
set_attr dft_min_number_of_scan_chains 2 top
set_attr dft_mix_clock_edges_in_scan_chains true top
#replace_scan
connect_scan_chains -auto_create_chains -preview
connect_scan_chains -auto_create_chains
report qor
write_atpg -cadence > top.atpg
write_atpg -stil > top_still.atpg
write_scandef > dft_report/top.def
write_sdf -timescale ns -nonegchecks -recrem split -edges check_edge >
syn_report/delays.sdf
write_hdl > dft_report/synthesised_netlist.v
write_sdc > dft_report/sdc_file_for_physical_design.sdc
write_script > dft_report/synthesis_script_sdc.g
report timing > dft_report/synthesis_timing_report.rep
report power > dft_report/synthesis_power_report.rep
report gates > dft_report/synthesis_cell_report.rep
report area > dft_report/synthesis_area_report.rep
gui_show
```

5.1.1 Equivalence checking of netlist generated for minimum area

- ❖ The image shown below shows the total mapped points and compared points while performing the LEC.
 - We can see that total of 58 points of golden netlist (RTL) can be mapped to the revised netlist.
 - Then total 33 points have been compared which includes output ports and DFFs also.
- ❖ Also, from the verification report we can see that generated netlist is equivalent to the golden netlist (RTL).

```
Mapped points: SYSTEM class
Mapped points PI PO DFF
                                       Total
Golden
                                        58
Revised
  Command: add_compared_points -all
// 33 compared points added to compare list
// Command: compare
Compared points
                                  Total
Equivalent
 // Command: report_messages -compare -verb
// Command: report_compare_data -noneq
0 Non-equivalent point(s) reported
  compared point(s) reported
Compared points PO DFF
                                   Total
Equivalent
                  Ω.
                         2.5
                                   33
```



5.1.2 Equivalence checking of netlist generated for best timing

- Similarly, the reports for best timing netlist compared with golden netlist is shown below which shows that:
 - All the 58 points in golden netlist can be mapped into the revised netlist.
 - All the 33 points that have been compared between the two netlists have found to be equivalent.
- ❖ Also, from the verification report we can see that generated netlist is equivalent to the golden netlist (RTL) and it has shown the PASS result.

| Mapped points: | SYSTEM c | ====== lass | ======= | |
|----------------|----------|----------------|---------|-------|
| Mapped points | PI | PO | DFF | Total |
| Golden | 25 | 8 | 25 | 58 |
| Revised | 25 | 8 | 25 | 58 |

| Verification Report | |
|--|-------|
| Category | Count |
| 1. Non-standard modeling options used: | 0 |
| 2. Incomplete verification: | 0 |
| 3. User modification to design: | 0 |
| 4. Conformal Constraint Designer clock domain crossing checks recommended: | 0 |
| 5. Design ambiguity: | 0 |
| 6. Compare Results: | PASS |

5.1.3 Equivalence checking of netlist generated for Intermediate Slack:-

- Similarly, the reports for intermediate slack netlist compared with golden netlist is shown below which shows that:
 - All the 58 points in golden netlist could be mapped into the revised netlist.
 - All the 33 points that have been compared between the two netlists have found to be equivalent.
- ❖ Also, from the verification report we can see that generated netlist is equivalent to the golden netlist (RTL) and it has shown the PASS result.

| ========== | | | | | |
|----------------|----------|------|-----|-------|--|
| Mapped points: | SYSTEM c | lass | | | |
| | | | | | |
| Mapped points | PI | PO | DFF | Total | |
| Golden | 25 | 8 | 25 | 58 | |
| Revised | 25 | 8 | 25 | 58 | |

```
// Command: add_compared_points -all
// 33 compared points added to compare list
0
// Command: compare

Compared points PO DFF Total

Equivalent 8 25 33

0
// Command: report_messages -compare -verb
0
// Command: report_compare_data -noneq
0 Non-equivalent point(s) reported
0 compared point(s) reported

Compared points PO DFF Total

Equivalent 8 25 33
```

```
// Command: report_verification

Verification Report

Category Count

1. Non-standard modeling options used: 0

2. Incomplete verification: 0

3. User modification to design: 0

4. Conformal Constraint Designer clock domain crossing checks recommended: 0

5. Design ambiguity: 0

6. Compare Results: PASS
```

From the above equivalence checking results and from the fact that all the three netlists have been synthesized from the same RTL, we can infer that all the designs are equivalent.

5.2 Equivalence checking of Bad Netlist


5.2.1 Netlist with extra wires added and connected to Output Ports/Pins:-

- ❖ We added an extra input D in the netlist.
- ❖ Also, we included extra wires like vdd, gnd in the top module and connected vdd to A_reg[3] through a DFF.
- ❖ As, a result of which we got unmapped components which has been shown below.

```
module top(clk, rst, A, B, C, D,OUT);//INPUT ADDED
                                                         module top(clk, rst, A, B, C, OUT);
 input clk, rst;
input [3:0] A;
                                                           input clk, rst;
                                                           input [3:0] A;
 input [12:0] B;
 input [5:0] C;
output [7:0] OUT;
                                                           input [12:0] B;
 input D;//input D added
                                                           input [5:0] C;
 wire vdd;//wire vdd
                                                           output [7:0] OUT;
 wire clk, rst;
wire [3:0] A;
                                                           wire clk, rst;
 wire [12:0] B;
                                                           wire [3:0] A;
    (a) Revised Netlist
                                                          (b) Golden Netlist
```

❖ The mapping manager shows that:

- The extra flipflop highlighted in revised netlist (*DFF* *A_reg_reg[3]*) and *wire vdd* remains unmapped.
- As the output of this unmapped ff has been connected to other nets therefore, some output ports have also become non-equivalent.
- Due to above changes other FFs from OUT_reg[0] to OUT_reg[7] have also become nonequivalent.



```
// Mapping key points ...
// Warning: Primary input 'D' in Revised has no correspondence in Golden
```

| Mapped points: S | | lass | ====== | |
|---------------------|---------|---------|----------|--------|
| Mapped points | | PO | DFF | Total |
| Golden | 25 | 8 | 25 | 58 |
| Revised | 25 | 8 | 25 | 58 |
| Unmapped points: | ===== | | | |
| Revised: | ===== | | ====== | |
| Unmapped points | ΡΙ | DFF | Z | Total |
| Extra Not-mapped | 1 0 | 0 | 0 | 1 2 |
| // Warning: Key | point r | mapping | is incom | plete |

// Command: compare

| Compared points | PO | DFF | Total | |
|-----------------|----|-----|-------|--|
| Equivalent | 8 | 17 | 25 | |
| Non-equivalent | 0 | 8 | 8 | |

The image shown below shows that the two netlists are non-equivalent because of the above changes.

| Verification Report | |
|---|----------------|
| Category | Count |
| 1. Non-standard modeling options used: | 0 |
| 2. Incomplete verification: Not-mapped DFF/DLAT is detected: | yes 1 |
| 3. User modification to design: | 0 |
| 4. Conformal Constraint Designer clock domain crossing checks | recommended: 0 |
| 5. Design ambiguity: | 0 |
| 6. Compare Results: | FAIL:NONEQ |

Design Data Summary

| Design | Golden | Revised |
|----------------|--------|---------|
| Design-Modules | 5 | 5 |
| Library-Cells | 100 | 101 |
| Primitives | | |
| INPUT | 25 | 26 |
| OUTPUT | 8 | 8 |
| AND | 70 | 71 |
| DFF | 25 | 26 |
| INV | 171 | 174 |
| OR | 50 | 50 |
| XOR | 8 | 8 |

- From the above design data summary, we can observe that because of the changes we made in revised netlist the number of circuit components have changed.
- For example- As we added an extra FF in revised netlist so the number of DFFs has changed from 25 (in golden netlist) to 26 in revised netlist.

-----ERROR MESSAGES-----

□ HRC3.10a [W] - An input port is declared, but it is not completely used in the module

中Design Golden - Warning (20 occurrences)

_1: FF_in:Input B[9] is unused on line 44 in file 'synthesised_netlist.v'

□ HRC3.16 [W] - A wire is declared, but not used in the module □ Design Revised - Warning (1 occurrences)

1: top:Variable gnd in module top is not referenced on line 123 in file 'bad_netlist_wireadd.v'


5.2.2 Netlist with cell changed: -

- ❖ Here, the NAND cell (NAND2XL) in golden netlist has been changed to AND cell (AND2XL) in revised netlist.
- ❖ the XNOR cell (XNOR2X1) in golden netlist has been changed to XOR cell (XOR2X1) in revised netlist.
- ❖ Due to the above changes the compared 2 netlists have become inequivalent.


```
AND2XL g1364(.A (n 32), .B (n 12), .Y (n 34));// NAND2XL --> AND2XL
                                                                                                                                (OUT reg[3]));
 INVXL g1365(.A (n 33), .Y (OUT reg[2]));
                                                                                                                        NAND2XL g1364(.A (n 32), .B (n 12),
                                                                                                                                                                                     .Y (n 34));
                                                                                                                        INVXL g1365(.A (n_33), .Y (OUT_reg[2]));
A0I222XL g1366(.A0 (n_28), .A1 (n_12), .B0 (A_reg[1]), .B1 (n_25),
                                                                                                                       INVXL g1365(.A (n 33), .Y (OUT_reg[2]));
AOI222XL g1366(.A0 (n 28), .A1 (n 12), .B0 (A_reg[1]), .B1 (n 25), .C0 (OUT1[2]), .C1 (n 13), .Y (n 33));
OAI32X1 g1367(.A0 (n 11), .A1 (n 30), .A2 (n 3), .B0 (A_reg[1]), .B1 (n 26), .Y (OUT_reg[4]));
MXI2XL g1368(.A (n 30), .B (n 29), .S0 (A_reg[3]), .Y (n 32));
INVXL g1369(.A (n 31), .Y (OUT_reg[0]));
AOI222XL g1370(.A0 (n 9), .A1 (n 22), .B0 (n 1), .B1 (n 25), .C0 (OUT1[0]), .C1 (n 13), .Y (n 31));
         .CO (OUT1[2]), .Cl (n 13), .Y (n 33));
OAI32X1 g1367(.A0 (n_11), .A1 (n_30), .A2 (n_3), .B0 (A_reg[1]), .B1
        (n_26), .Y (OUT_reg[4]));
MXI2XL g1368(.A (n_30), .B (n_29), .S0 (A_reg[3]), .Y (n_32)); INVXL g1369(.A (n_31), .Y (OUT_reg[0]));
A0I222XL g1370(.A0 (n_9), .A1 (n_22), .B0 (n_1), .B1 (n_25), .C0
                                                                                                                       (OUT1[0]), .C1 (n_13), .Y (n_31));
OAI211X1 g1371(.A0 (A_reg[1]), .A1 (n_0), .B0 (n_20), .C0 (n_21), .Y
       (a) Revised Netlist
                                                                                                                              (b) Golden Netlist
```


```
module EPG_4bit(A, OUT);
module EPG 4bit(A, OUT);
                                                                             input [3:0] A;
  input [3:0] A;
                                                                             output [0:0] OUT;
  output [0:0] OUT;
                                                                             wire [3:0] A:
  wire [3:0] A;
                                                                             wire [0:0] OUT;
  wire [0:0] OUT;
                                                                             wire n 0, n 1, n 2;
  wire n 0, n 1, n 2;
                                                                             OAI21X1 g37(.A0 (n_0), .A1 (n_1), .B0 (n_2), .Y (OUT));
  OAI21X1 a37(.A0 (n 0).
                              .A1 (n 1). .B0 (n 2).
                                                          Y (OUT));
                                                                            NAND2XL g38(.A (n=0), .B (n=1), .Y (n=2); XNOR2X1 g39(.A (A[3]), .B (A[2]), .Y (n=1));
  NAND2XL g38(.A (n_0), .B (n_1), .Y (n_2));
  //XNOR2X1 g39(.A (A[3]), .B (A[2]), .Y (n_1));
                                                                             CLKXOR2X1 g40(.A (A[1]), .B (A[0]), .Y (n 0));
  XOR2X1 g39(.A (A[3]), .B (A[2]), .Y (n_1));
CLKXOR2X1 g40(.A (A[1]), .B (A[0]), .Y (n 0));
                                                                          endmodule
endmodule
    (a) Revised Netlist
                                                                              (b) Golden Netlist
```

❖ The mapping manager clearly shows that there are 2 unmapped points generated due to above changes in the netlist which changes the entire functionality.



The schematics shown in below image shows the non-equivalent point in golden and revised netlists.






The image shown above shows that the two netlists are non-equivalent because of the above changes in cells.

5.2.3 Netlist with Extra Input

❖ An extra input port *D* has been added to the top module and connected it as the input of an inverter *INVXL* with input being B [5].

```
module top(clk, rst, A, B, C, D, OUT);
                                             module top(clk, rst, A, B, C, OUT);
 input clk, rst;
                                               input clk, rst;
 input [3:0] A;
                                               input [3:0] A;
 input [12:0] B;
                                               input [12:0] B;
 input [5:0] C;
                                               input [5:0] C;
                                               output [7:0] OUT;
 input D;//Input Port added
 INVXL instance1(.A(D),.Y(OUT[0]));
//Connected the input port D to the
//one of the output port through inverter
   (c) Revised Netlist
                                                (d) Golden Netlist
```

Results:



• Here there is one unmapped point as there is inclusion of the extra input port in the revised netlist.

```
// Command: add_compared_points -all
// 33 compared points added to compare list
// Command: compare
Compared points
                                            DFF
                                                            Total
Equivalent
                                 0
                                            1
Non-equivalent
// Command: report_messages -compare -verb
// Command: report_compare_data -noneq
Compared points are: Non-equivalent
(G) + 54 DFF /outl/OUT_reg[0]/U$1/U$1
(R) + 55 DFF /outl/OUT_reg[0]/U$1/U$1
Due to these Non-equivalent points:
   (G) + 340 INV /out1/g12/U$3
(R) + 343 INV /out1/g12/U$3
1 Non-equivalent point(s) reported
1 compared point(s) reported
                                PO
Compared points
                                           DFF
                                                            Total
Equivalent
                                 8
Non-equivalent
```


• 24 DFF are found to be equivalent and, one DFF has found to be nonequivalent with the golden netlist.

```
/ Command: report verification
                            Verification Report
                                                                            Count
Category

    Non-standard modeling options used:

                                                                              0
2. Incomplete verification:
                                                                              0
3. User modification to design:
                                                                              0
4. Conformal Constraint Designer clock domain crossing checks recommended:
                                                                              0
5. Design ambiguity:
                                                                              0
6. Compare Results:
                                                                       FAIL: NONEQ
non-equivalence
```

• The image shown above shows that the two netlists are non-equivalent because of the above changes in cells.



- From the design data summary, it can be seen that the input port INPUT and the number of inverters INV has been added in the revised netlist.
- This information explains that the ports and the cells used in the two netlists aren't logically equal.


5.2.4 NETLIST with extra output port

• An extra output port *OUT_EXT* has been added to the top module and connected it as the output of an inverter *INVXL* with input being B [5].


```
module top(clk, rst, A, B, C, OUT, OUT_EXT);
output OUT_EXT;//Output Port added
INVXL instance1(.A(B[5]),.Y(OUT_EXT));
//Connected one input bit of B to the
//extra output port added through inverter

(a) Revised Netlist

module top(clk, rst, A, B, C, OUT);
input clk, rst;
input [3:0] A;
input [12:0] B;
input [5:0] C;
output [7:0] OUT;
(b) Golden Netlist
```



- Here there is one unmapped point as there is inclusion of the extra output port PO in the revised netlist.
- There is a warning message as highlighted above, which indicates that there has been an extra output port has been added.



- From the design data summary, it can be seen that the output ports OUTPUT and the number of inverters INV has been added in the revised netlist.
- This information explains that the ports and the cells used in the two netlists aren't equal.

STATIC TIMING ANALYSIS (STA)

Tool Used: Tempus

Command Used to run the tool:

tempus -nowin source script.tcl

Script:

```
file mkdir reports
read_lib slow.lib
read_verilog synthesised_netlist.v
set_top_module top
read_sdc constraints_btw.sdc
check_timing > reports/check_timing.rpt
report_timing > reports/timing_report.rpt
report_analysis_coverage > reports/analysis_coverage.rpt
report_analysis_summary > reports/analysis_summary.rpt
#report_annotated_parasitics > $report_dir/annotated.rpt
report_clocks > reports/clocks.rpt
report_case_analysis > reports/case_analysis.rpt
report_constraints -all violators > reports/allviolations.rpt
```

SDC

```
create_clock -name mclk -period 6 [get_ports clk]

set_clock_transition -rise 0.05 [get_clocks mclk]
set_clock_transition -fall 0.05 [get_clocks mclk]
set_clock_uncertainty 0.2 [get_clocks mclk]
set_clock_latency 0.5 [get_clocks mclk]

set_input_delay -clock [get_clocks mclk] 1 [get_ports A]
set_input_delay -clock [get_clocks mclk] 1 [get_ports B]
set_input_delay -clock [get_clocks mclk] 1 [get_ports C]
set_input_delay -clock [get_clocks mclk] 1 [get_ports rst]

set_input_transition 0.01 [get_ports A]
set_input_transition 0.01 [get_ports B]
set_input_transition 0.01 [get_ports C]
set_input_transition 0.01 [get_ports rst]

set_output_delay -clock [get_clocks mclk] 1 [get_ports OUT]

set_load 0.5 [get_ports OUT]
```

✓ Constraint file same as 3(c) is used for all three synthesised netlists for performing STA analysis.

6.1 Without Wire Load Model

6.1.1 Minimum Area

| Timing Report | Analysis Coverage |
|--|--|
| ###################################### | ### Generated by: Cadence Teppus 20.18-09-01 # Oserated by: Cadence Teppus 20.18-09-01 # Oserated on: Track pt 5 15:10-04-73 # Oserated on: Track pt 5 15:10-04- |
| Endpoint: OUT[7] (^) checked with leading edge of 'mclk' Beginpoint: out1/OUT reg[7]/Q (^) triggered by leading edge of 'mclk' | Check Type No. of Met Violated Untested Checks |
| Path Groups: {mctk} Other End Arrival Time | External Delay (Early) 8 8 (1999) 0 (8%) 9 (9%) 8 (9%) 8 (9%) 8 (9%) 9 (9%) 18 (1994) 0 (9%) 0 (9%) 18 (1994) 0 (9%) 18 (1994) 0 (9%) 18 (1994) 0 (9%) 18 (1994) 0 (9%) 18 (1994) 0 (9%) 18 (1994) 0 (9%) 18 (1994) 18 (|
| Instance Arc Cell Delay Arrival Required Time Time | |
| out1/OUT_reg[7] CK ^ 0.500 4.278 out1/OUT_reg[7] CK ^ -> Q ^ DFFQX4 1.022 1.522 5.300 - OUT[7] ^ - 0.000 1.522 5.300 | |


- The slack obtained is 3.778. The slack got reduced from the reporting of timing report in the synthesis part because now the time period of the constraint file used in 3(c) has reduced to 6ns.
- The critical path from the STA analysis by the tool is from out1/OUT_reg[7]/Q to OUT[7].
- Arrival Time (AT) is given by the time at which a signal that is generated at a given vertex would settle. The clock latency is 0.5 and the clock to q delay for 1.022. The Ck -- > Q delay is determined from the lookup table of the DFFQX4 cell in library, the value is computed by interpolating values accordingly of input slew and output load. The arrival time is then computed as (0.5+1.022) 1.522.
- Required Time (RT) is time by which a signal that is generated at a given vertex should settle to avoid setup/hold violation. Here the clock latency is 0.5 and external delay added for meeting timing constraint of next external FF is 1, the time period is 6, uncertainty modelled before the physical routing is 0.2. Then the RT is calculated (6+0.5-0.2-1) as 5.3.
- Setup slack is given by RT-AT as (5.3-1.522) 3.778.
- No Setup or hold violations are reported

6.1.2 Best Timing

| Timing Re | port | | | | | A | nalys | is Co | verag | ge | | |
|--|--|--|---|----------------------------------|--|-------|---|---|--------------------------|---|--|--|
| # OS: # Generated on: # Design: # Command: #################################### | Cadence Tempu Linux x86_64(Tue Apr 5 15 top report_timing | s 20.10-p0 Host ID ed :12:55 202 > reports | 03_1 aserver 2 /timing ###### | 4) | pt | # # # | Generated on: Design: Command: | Cadence Linux x8: Tue Apr top report_a: | TIMING CH | p003_1 edaserver4) 022 age > reports/8 #################################### | analysis_coverage. ###### | |
| Path 1: MET Setup Chec Endpoint: out1/0UT_r Beginpoint: rst | | hecked wit | h lead | | | | Check Type | | No. of Checks | Met | Violated | Untested |
| Path Groups: {mclk} Other End Arrival Time - Setup + Phase Shift - Uncertainty = Required Time - Arrival Time = Slack Time Clock Rise Edge + Input Delay + Network Inserti = Beginpoint Arris = Beginpoint Arris | 9.5 0.1 6.0 0.2 6.1 1.9 4.2 | 00 50 00 00 00 50 50 00 00 0.0 0.0 | 90 90 90 | | | | ExternalDelay ExternalDelay Hold Pulsewidth Setup | (Early) (Late) | 8 8 25 50 25 | 8 (166%) 8 (166%) 25 (166%) 56 (166%) 25 (166%) | 0 (6%) 0 (9%) 0 (9%) 0 (6%) 0 (6%) 0 (6%) | 0 (9%) 0 (9%) 0 (9%) 0 (9%) 0 (9%) |
| Instance | | | | Time | Time | | | | | | | |
| - g1796 g1791 | B v -> Y ^ B ^ -> Y v B0 v -> Y ^ AN ^ -> Y ^ | NOR2X1 NAND2XL OAI211X1 | 0.143 0.113 0.071 0.123 | 1.500 1.643 1.756 1.827 | 5.700 5.843 5.956 6.027 6.150 6.150 | | | | | | | |

- The critical path from the STA analysis by the tool is from rst to out1/OUT_reg[0]/D.
- The slack obtained is 4.2. This increase in slack is observed because of the increase in time period used in the constraint file 3(c).
- No Setup or hold violations are reported

6.1.3 Intermediate Slack



6.2 With Wire Load Model

Wire Load Model

```
wire load("WLM1") {
                 0.0006;
resistance :
capacitance :
                 0.0001;
area:
                 0.1
slope :
                 1.5
fanout length(1, 0.002);
fanout_length(2, 0.006);
fanout_length(3, 0.009)
fanout_length(4, 0.015)
fanout_length(5, 0.020);
fanout_length(7, 0.028);
fanout_length(8, 0.030);
fanout_length(9, 0.035);
fanout length(10, 0.040);
```

❖ Wire load model is named as WLM1. It defines the resistance per unit length, capacitance per unit length, slope and length of wire for various fanout from 1 to 10.

SDC:

```
create_clock -name mclk -period 6 [get_ports clk]
set_clock_transition -rise 0.05 [get_clocks mclk]
set_clock_transition -fall 0.05 [get_clocks mclk]
set_clock_uncertainty 0.2 [get_clocks mclk]
set_clock_latency 0.5 [get_clocks mclk]
set_input_delay -clock [get_clocks mclk] 1 [get_ports A]
set_input_delay -clock [get_clocks mclk] 1 [get_ports B]
set_input_delay -clock [get_clocks mclk] 1 [get_ports C]
set_input_delay -clock [get_clocks mclk] 1 [get_ports rst]
set_input_transition 0.01 [get_ports A]
set_input_transition 0.01 [get_ports B]
set_input_transition 0.01 [get_ports C]
set_input_transition 0.01 [get_ports rst]
set_output_delay -clock [get_clocks mclk] 1 [get_ports OUT]
set_load 0.5 [get_ports OUT]
set_wire_load_model -name "WLM"
```

6.2.1 Minimum Area

| Γiming Repor | | ########## | ####### | ######### | # |
|------------------------------------|----------------------------------|-------------|---------|-----------------|-----------|
| # Generated by: C | | | | | |
| | inux x86 64(F | lost ID eda | server4 | .) | |
| | ue Apr 5 15: | 03:57 2022 | | | |
| # Design: t | ор | | | | |
| | eport_timing | | | | |
| ****************** | | | | ######### | # |
| Path 1: MET Setup Check | | | | | |
| ndpoint: out1/0UT_re | | | | | |
| Beginpoint: in1/C_reg_r | eg[2]/Q (^) t | riggered b | y lead | ling edge | of 'mclk' |
| Path Groups: {mclk} | 0.50 | | | | |
| Other End Arrival Time - Setup | 0.50 0.22 | | | | |
| - Setup - Phase Shift | 6.00 | | | | |
| - Uncertainty | 0.20 | | | | |
| = Required Time | 6.07 | | | | |
| - Arrival Time | 4.54 | | | | |
| = Slack Time | 1.52 | | | | |
| Clock Rise Edge | | 0.000 | | | |
| + Clock Network La | tency (Ideal) | 0.500 | | | |
| = Beginpoint Arriv | al Time | 0.500 | | | |
| * | | 0.11 | | | |
| Instance | Arc | Cell | betay | Arrival Time | |
| | | | | Tille | Tille |
| in1/C reg reg[2] | CK ^ | | - | 0.500 | 2.028 |
| in1/C reg rea[2] | CK ^ -> 0 ^ | DFFQX1 | | 0.966 | 2.494 |
| in1/C_reg_reg[2] g1400 g1394 | C ^ -> Y ^ | AND3XL | 0.348 | 1.314 | 2.841 |
| | | | | | |
| g1393 | A v -> Y ^ | | | | |
| g1388 | | | | | |
| g1383 | B0 v -> Y ^ | | | | |
| g1370 | A1 ^ -> Y V | A0I222XL | 0.332 | 3.918 | 5.445 |
| a1369 | A v -> Y ^ AN ^ -> Y ^ D ^ | INVXL | 0.287 | 4.205 | 5.733 |
| out1/a12 | | | | | |

- After adding Wire Load model into the constraints of STA, the critical path has changed to in1/C_reg[2]/Q to out1/OUT_reg[0]/D.
- The slack obtained in this path is 1.528. The worst-case slack has significantly reduced after adding wire load model.
- Arrival time is computed by summation of all delay from CLK of launch FF here in 1/C_reg[2] to D pin of capture FF here out 1/OUT_reg[0].
 - The input clock has a network latency of 0.5, from the library delays of DFFQX1 is computed for data arriving at Q after the clock edge by 0.466.
 - The combinational delay constitutes of AND3XL gate is 0.348, delay of OAI31X1 gate as 0.399, delay of NOR2XL is 1.086, delay of OAI21X1 is 0.230, delay of AOI222X1 is 0.332, delay of INVXL is 0.287, delay of NOR2BXL is 0.342.
 - Summation of Ck-- > Q delay and combinational delay constitutes to the arrival time (AT) of 4.547.
- Required time is computed by setup time of the capture FF 0.226, time period of 6, uncertainty of 0.2. RT is determined by the Setup time + Time Period Uncertainty (0.226+0.6-0.2) 6.074.
- Setup Slack time is computed by RT-AT as 1.528.

6.2.2 Best Timing

| Timing Repo | ort | | | | | |
|--|--|-------------------|---------|----------|-----------|--|
| ************************************** | | | | | # | |
| # Generated by: (| Cadence Tempus 20.10-p003_1 Linux x86_64(Host ID edaserver4) Tue Apr 5 15:08:37 2022 | | | | | |
| # 0S: I | inux x86_64(H | ost ID eda | server4 |) | | |
| # Generated on: | Tue Apr 5 15: | 08:37 2022 | | | | |
| # Design: 1 | :op | | | | | |
| | eport_timing | | | | | |
| ############################ | | | | ######## | # | |
| Path 1: MET Setup Check | | | | | | |
| Endpoint: out1/0UT_re | | | | | | |
| Beginpoint: in1/C_reg_ | reg[0]/Q (v) t | riggered b | y lead | ing edge | of 'mclk' | |
| Path Groups: {mclk} | | | | | | |
| Other End Arrival Time | | | | | | |
| - Setup | 0.18 | | | | | |
| + Phase Shift | 6.00 | | | | | |
| - Uncertainty | 0.20 | | | | | |
| = Required Time | 6.12 | | | | | |
| - Arrival Time | 4.20 | | | | | |
| = Slack Time | 1.91 | | | | | |
| Clock Rise Edge + Clock Network La | A (Td1) | 0.000 | | | | |
| | | | | | | |
| = Beginpoint Arriv | at Tille | 0.500 | | | | |
| Instance | Arc | Cell | Delav | Arrival | Required | |
| | | | , | Time | | |
| | | | | | | |
| in1/C_reg_reg[0] | CK ^ | - | - | 0.500 | 2.417 | |
| in1/C_reg_reg[0] | CK ^ -> Q v | DFFQX1 | 0.432 | 0.932 | 2.848 | |
| g1805 | B v -> Y ^ | NOR2X1 | 0.354 | 1.285 | 3.202 | |
| g1802 | A ^ -> Y V | INVX1 | 0.163 | 1.448 | 3.365 | |
| g1799 | A1 v -> Y ^ | 0AI211X1 | 0.250 | 1.698 | 3.615 | |
| | B ^ -> Y V | | | | | |
| g1792 | AN v -> Y v | | | | | |
| g1789 | AN v -> Y v | NAND3BX1 | 0.361 | 2.758 | 4.675 | |
| g1785 | A v -> Y ^ B1 ^ -> Y v | NOR2X1 | 0.639 | 3.397 | 5.314 | |
| g1771 | B1 ^ -> Y v | A0I32X1 | 0.289 | 3.687 | 5.603 | |
| | A v -> Y ^ | | | | | |
| | | | | | | |
| g1770 out1/g103 out1/0UT reg[4] | AN ^ -> Y ^ | NOR2BX1 DFFQX4 | 0.254 | 4.203 | 6.120 | |

- After adding Wire Load model into the constraints of STA, the critical path has changed to in1/C_reg[0]/Q to out1/OUT_reg[4]/D.
- The slack obtained in this path is 1.917. The worst-case slack has significantly reduced after adding wire load model.

6.2.3 Intermediate Slack

```
Timing Report
nt A...
Arc
                                                           Delay Arrival Required
Time Time
        Instance
                                             Cell
       g1418 A v -> Y ^
g1417 B ^ -> Y v
g1414 B v -> Y ^
g1380 A2 ^ -> Y v
g1379 B0 v -> Y ^
outl/g17 AN ^ -> Y ^
outl/OUT_reg[2] D ^
                                                                                2.812
2.966
3.606
4.832
5.407
5.730
                                              INVX1
NAND2XL
NOR2XL
                                                           0.154
0.640
1.226
0.575
0.323
                                                                    1.500
1.654
2.294
3.520
4.095
4.418
4.763
4.763
                                              A0I32X1
OAI2BB1XL
NOR2BXL
                                                                                6.074
                                              DFFQX4
                                                                                6.074
```

- After adding Wire Load model into the constraints of STA, the critical path has changed to rst to out1/OUT_reg[2]/D.
- The slack obtained in this path is 1.312. The worst-case slack has significantly reduced after adding wire load model.

TEST INSERTION

We have analyzed the netlist generated in step 3 by doing logical equivalence checking and Static Timing Analysis, now in this step we will be inserting scan chain in netlist and we will further analyze the difference it has with the previous netlist.

7.1 Differences in Original and Scan Chain Inserted Netlists:

```
module top(clk, rst, A, B, C, OUT, scan en, test mode, DFT sdi 1,
                                                         module top(clk, rst, A, B, C, OUT);
   DFT sdo 1, DFT sdi 2, DFT sdo 2);
                                                            input clk, rst;
 input clk, rst, scan en, test mode, DFT sdi 1, DFT sdi 2;
                                                            input [3:0] A;
 input [3:0] A;
                                                            input [12:0] B;
 input [12:0] B;
                                                            input [5:0] C;
 input [5:0] C;
                                                            output [7:0] OUT;
 output [7:0] OUT;
 output DFT sdo 1, DFT sdo 2;
      Scan Chain Inserted Netlist
                                                               Original Netlist
```

- For the first difference we can see that for enabling and assisting shift operation in the scan chain and selecting between normal operation and test mode operation extra inputs and outputs are added in the new netlist.
- These are scan_en: scan enable, test mode, DFT_sdi_1, DFT_sdi_2 : scan inputs and DFT_sdo_1, DFT_sdo_2: scan outputs.

```
| SDFFQX1 \A_reg_reg[0] (.CK (clk), .D (n_2), .SI (DFT_sdi), .SE (DFT_sdi), .SE (DFT_sen), .0 (A_reg[0])); | SDFFQX1 \Cappa_reg[5] (.CK (clk), .D (n_5), .SI (C_reg[4]), .SE (DFT_sen), .0 (C_reg[5])); | SCan Chain Inserted Netlist | Original Netlist | Original
```

- A scan chain with first scan cell input as DFT_sdi and output as A_reg[0] has been introduced by replacing the normal DFFs.
- ➤ One of the scan chain formed in our circuit is as follows: : DFT_sdi_1 ->A_reg[0] \rightarrow A_reg[1] \rightarrow A_reg[2] \rightarrow A_reg[3] \rightarrow B_reg[10] \rightarrow B_reg[11] \rightarrow B_reg[12] \rightarrow C_reg[0] \rightarrow C_reg[1] \rightarrow C_reg[2] \rightarrow C_reg[3] \rightarrow C_reg[4] \rightarrow C_reg[5] \rightarrow DFT_sdo_1.

The scan chain formed is shown below.

```
$\frac{5}{50FFQX1} \text{ A reg reg[3] (.CK (ck), .D (n_11), .SI (A_reg[2]), .SE (DFT_sen), .Q (A_reg[3]));
                                                                                                    DFFQX1 \A reg reg[3] (.CK (clk), .D (n 11), .Q (A reg[3]));
SDFFQXI (A reg_reg[2] (.cK (clk), .D (n_12), .SI (A_reg[1]), .SE (DFT_sen), .Q (A_reg[2]));
                                                                                                   DFFQX1 \A reg reg[2] (.CK (clk), .D (n 12), .Q (A reg[2]));
(DFI_sen), .Q (A_reg[2]));

SDFFQXI_\A_reg_reg[0] (.CK (clk), .D (n_2), .SI (DFT_sdi), .SE (DFT_sen), .Q (A_reg[0]));

SDFFQXI_\C_reg_reg[5] (.CK (clk), .D (n_5), .SI (C_reg[4]), .SE (DFT_sen), .Q (C_reg[5]));
                                                                                                    DFFQX1 \land reg reg[0] (.CK (clk), .D (n 2), .Q (A reg[0]));
                                                                                                   DFFQX1 \C reg reg[5] (.CK (clk), .D (n 5), .Q (C reg[5]));
(DFT_sen), .0 (C_reg[5]));

SDFF0X1 \B_reg_reg[12] (.CK (clk), .D (n_9), .SI (B_reg[11]), .SE|
(DFT_sen), .0 (B_reg[12]));

SDFF0X1 \C_reg_reg[4] (.CK (clk), .D (n_13), .SI (C_reg[3]), .SE
(DFT_sen), .0 (C_reg[4]));

SDFF0X1 \C_reg_reg[0] (.CK (clk), .D (n_8), .SI (B_reg[12]), .SE
(DFT_sen), .0 (C_reg[0]));


SDFF0X1 \A_reg_reg[1] (.CK (clk), .D (n_7), .SI (A_reg[0]), .SE
(DFT_sen), .0 (A_reg[1]));

SDFF0X1 \B_reg_reg[11] (.CK (clk), .D (n_3), .SI (B_reg[10]), .SE
(DFT_sen), .0 (B_reg[11]);
                                                                                                   DFFQX1 \B reg reg[12] (.CK (clk), .D (n 9), .Q (B reg[12]));
                                                                                                   DFFQX1 \C reg reg[4] (.CK (clk), .D (n 13), .Q (C reg[4]));
                                                                                                   DFFQX1 \C reg reg[0] (.CK (clk), .D (n 8), .Q (C reg[0]));
                                                                                                   DFFQX1 \A reg reg[1] (.CK (clk), .D (n 7), .Q (A reg[1]));
                                                                                                   DFFQX1 \B reg reg[11] (.CK (clk), .D (n 3), .Q (B reg[11]));
(DFT_sen), .Q (B_reg[11]));

<u>SDFFQX1</u> \C_reg_reg[2] (.CK (clk), .D (n_4), .SI (DFT_sdi_1), .SE
                                                                                                   DFFQX1 \C reg reg[2] (.CK (clk), .D (n 4), .Q (C reg[2]));
      (DFT_sen), .0 (C_reg[2]));

QX1 \C_reg_reg[1] (.CK (clk), .D (n_1), .SI (C_reg[0]), .SE
                                                                                                   DFFQX1 \C reg reg[1] (.CK (clk), .D (n 1), .Q (C reg[1]));
(DFT_sen), .Q (C_reg[1]));
SDFFQX1 \B_reg_reg[10] (.CK (cl
                                      (clk), .D (n_10), .SI (A_reg[3]), .SE
                                                                                                   DFFQX1 \B reg reg[10] (.CK (clk), .D (n 10), .Q (B reg[10]));
(DFT_sen), .Q (B_reg[10]));

SDFFQX1 \C_reg_reg[3] (.CK (clk), .D (n_6), .SI (C_reg[2]), .SE
                                                                                                   DFFQX1 \C reg reg[3] (.CK (clk), .D (n 6), .Q (C reg[3]));
       (DFT_sen), .Q (C_reg[3]));
     Scan Chain Inserted Netlist
                                                                                                                                      Original Netlist
```










Fig7.2 Top module with scan chain:

❖ Following are the scan chains formed in our circuit:-










7.2 Purpose of Scan Cells SDFFs and detection of failures:

- > Scan chain design works in three modes:
 - 1. Normal Mode
 - 2. Shift Mode
 - 3. Capture Mode
- \triangleright The input port SE of the mux is used to select between Data Input(D) and Scan Input (SI).
 - ❖ In Normal or Capture Mode, SE is set to 0 so the value present at D is latched by DFF.
 - ❖ In Shift Mode, SE is set to 1 ie. The value of SI is latched by DFF.
- ➤ In the Normal Mode, *scan_en and test_mode* values are low (level 0) which indicate that SDFFs will work as normal DFFs having the same set of D and clock inputs and Q outputs.
- ➤ In the Shift Mode, *scan_en and test_mode* values are high (level 1) and the test vectors are shifted into scan cells using port *SI* and results of computation are shifted to port *DFT_sdo_1*. This improves the Controllability of the design as the design does not have to go to all the transitions and complexity decreases.
- ➤ In Capture Mode the test vectors reach the desired point, they are provided to the cell to be tested and *test_mode* remains high but *scan_en* is turned low for one clock cycle. This captures the output which is the output of the cell to be tested. This increases the observability of the design.
- Now, this output will travel to the scan chain output and then it's being compared with the golden output. If there is a mismatch then **failure is detected.**


7.3.1 Comparison of Area Reports: -



QoR Analysis:

- ❖ From the *Area Reports* of both the netlists (with and without scan chain) we observe that,
 - After Scan Chain Insertion, the *area of scan inserted netlist* is bigger than original netlist with scan chain insertion.
 - With Scan Chain Insertion Area → 932.501 units.
 - Without Scan Chain Insertion Area →811.397 units.
 - ➤ This is because SDFFs have more area than normal DFFs, because of additional mux circuitry and added testing functionality in SDFFs.
 - ➤ We can also observe that *cell count* has also increased in the scan chain insertion netlist. This can be due to additional functionality given by SDFFs given in the design as the extra cells are helpful for performing the two modes of operation i.e. Normal and the Testing mode.

7.3.2 Comparison and Detailed Analysis of Timing Reports: -



- ❖ While running the STA tool generally do the pessimistic analysis.
- ❖ Therefore we can see that after inserting the scan chain the critical path has been changed as earlier critical path was from $OUT_reg[7]/Q \rightarrow OUT$ [7] without inserting scan chain, Now it has changed to $rst \rightarrow /OUT$ reg[2]/D.
- Also, we can see that after inserting the scan chain we have got the new slack value (3.767) which is lesser than the previous one which was (3.778). This is because critical path or worst path has changed after inserting scan chain.

7.3 Timing Report (Same Path)

| Path: A_reg_reg[0]/Q to OUT_reg[0]/D *********************************** | Path: A_reg_reg[0]/Q to OUT_reg[0]/D *********************************** |
|---|---|
| ndpoint: outl/OUT_reg[0]/D (v) checked with leading edge of 'mclk' eginpoint: in1/A reg_reg[0]/Q (^) triggered by leading edge of 'mclk' ath Groups: {mclk} | <pre>Endpoint: outl/OUT_reg[0]/D (^) checked with leading edge of 'mclk' Beginpoint: inl/A_reg_reg[0]/Q (v) triggered by leading edge of 'mclk' Path Groups: {mclk}</pre> |
| ther End Arrival Time A 500 | Other End Arrival Time 0.500 |
| Setup 0.241 Phase Shift 6.000 | - Setup 0.131 + Phase Shift 6.000 - Uncertainty 0.200 |
| Required Time 6.059 Arrival Time 1.745 Slack Time 4.314 | = Required Time 6.169 - Arrival Time 1.732 = Slack Time 4.438 |
| Clock Rise Edge + Clock Network Latency (Ideal) 0.500 = Bedinpoint Arrival Time 0.500 | Clock Rise Edge 0.000 + Clock Network Latency (Ideal) 0.500 = Beginpoint Arrival Time 0.500 |

- ❖ Analysis of the original netlist and scan chain inserted netlist timing report has been done with respect to the same path.
- **❖** Following are the Difference in **QoR** by observations on different fields of timing report:
 - ➤ Due to increase in the delays of path after scan chain insertion, Arrival Time has been increased from 1.732 to 1.745. This increment in delay is because of the extra mux circuitry added, additional ports i.e., bigger cells (SDFFs) inserted.
 - ➤ The Required Time has decreased because of the increase in the setup time from 0.131 to 0. 241. This is because of the SDFFs which demands more setup time than DFFs.
 - ➤ Due to the decrement in RT and increment in AT, overall Slack has been reduced (as Slack=RT-AT) from 4.438 to 4.314.
 - > Due to the reduction in slack of scan chain insertion circuit it has got more prone to violations.