# Pipeline recap

Emil Viggo Dalsgaard

KØBENHAVNS UNIVERSITET








# Agenda

- Some theory
  - Data hazards
  - Full forwarding
  - Branch prediction
- Exam questions:
  - Simple 5-stage pipeline from reexam 2022/2023
  - 2-way in-order superscalar from exam 2022/2023
  - 4-way out-of-order from exam 2023/2024

#### Data hazards

When an instruction depends on the result from a previous instruction, which hasn't been computed yet


Fixed by stalling (expensive) and/or forwarding



# Forwarding


#### Alu operations:

 Result gets forwarded from the Ex stage



#### Load operations:

 Result gets forwarded from the Me stage



#### **Branch prediction**

- Backward branch taken => Predicted at De stage
  - PC gets written after the decode stage

- Backward branch not taken => Predicted at Ex stage
  - PC gets written after the execute stage
- Forward branch taken => Predicted at Ex stage
  - PC gets written after the execute stage

# 5-stage simpel pipeline from reexam 2022/2023

#### 1.3 Microarchitecture and execution diagram (about 10 %)

All questions in this exercise refer to how the following instruction sequence is executed on two different micro-architectures.

Note that the instruction sequence is made up from 2 iterations of a loop, so the loop entry point (.L7) is present twice in the sequence.

```
.L7:
                    a4,a5,2
            slli
                    a4,a3,a4
            add
                    a4,0(a4)
                    a0,a0,a4
            addi
                    a5,a5,1
            blt
                    a5,a1,.L7
   .L7:
                    a4,a5,2
            slli
           add
                    a4,a3,a4
10
                    a4,0(a4)
11
                    a0,a0,a4
            add
12
                    a5,a5,1
            addi
13
           blt
                    a5,a1,.L7
```

Remember to list any assumptions you may make when answering the questions.

Question 1.3.1: Give an execution diagram for a simple 5-stage pipeline with full forwarding as described in COD.

Code

L7:

sl1i a4,a5,2

add a4,a3,a4

add a0,a0,a4

blt a5,a1,.L7

L3:

sl1i a4,a5,2

add a4,a3,a4

plu a4,0(a4)

la add a0,a0,a4

la add a0,a0,a4

la add a4,a3,a4

plu a4,0(a4)

la add a4,a3,a4

plu a4,0(a4)

la add a0,a0,a4

la add a0,a0,a4

la add a5,a5,1

(Maximum 8 lines.)

# 5-stage simpel pipeline

- Stages:
  - "Fe" fetch (Fetch instruction)
  - "De" decode (Decode instruction)
  - "Ex" execute (Execute arithmetic)
  - "Me" memory (Memory access)
  - "Wb" writeback' (Write to register)

Fe: 1, De: 1, Ex: 1, Me: 1, Wb: 1

We assume backward branches are predicted taken in the De stage

			The	res	ult fro	om sll		I	1	I	
.L7:					ward						
slli a4,a5,2	Fe	De	Ex	Me	Wb						
add a4,a3,a4		Fe	De	Ex	Me	Wb					
lw a4,0(a4)											
add a0,a0,a4											
addi a5,a5,1											
blt a5,a1,.L7											
L7:											
slli a4,a5,2											
add a4,a3,a4											
lw a4,0(a4)											
add a0,a0,a4											
addi a5,a5,1											
blt a5,a1,.L7											

.L7:												
slli a4,a5,2	Fe	De	Ex	Ме	Wb							
add a4,a3,a4		Fe	De	Ex	Me	Wb						
lw a4,0(a4)			Fe	De	Ex	Me	Wb					
add a0, a0, <mark>a4</mark>				Fe	De	Ex	Ex	Ме	Wb			
addi a5,a5,1												
blt a5,a1,.L7							l unti					
L7:							/arde stage		m iw	S		
slli a4,a5,2						1110	Stage					
add a4,a3,a4												
lw a4,0(a4)												
add a0,a0,a4												
addi a5,a5,1												
blt a5,a1,.L7												



.L7:																
slli a4,a5,2	Fe	De	Ex	Me	Wb											
add a4,a3,a4		Fe	De	Ex	Me	Wb										
lw a4,0(a4)			Fe	De	Ex	Me	Wb									
add a0,a0,a4				Fe	De	Ex	Ex	Me	Wb							
addi a5,a5,1					Fe	De	De	Ex	Me	Wb						
blt a5,a1,.L7						Fe	Fe	De	Ex	Me	Wb					
L7:																
slli a4,a5,2						Stal	l un	til E	x is	ava	ailab	le				
add a4,a3,a4																
lw a4,0(a4)																
add a0,a0,a4																
addi a5,a5,1																
blt a5,a1,.L7																



.L7:																			
slli a4,a5,2	Fe	De	Ex	Me	Wb														
add a4,a3,a4		Fe	De	Ex	Me	Wb													
lw a4,0(a4)			Fe	De	Ex	Me	Wb												
add a0,a0,a4				Fe	De	Ex	Ex	Me	Wb										
addi a5,a5,1					Fe	De	De	Ex	Me	Wb									
blt a5,a1,.L7						Fe	Fe	De	Ex	Me	Wb								
L7:		Corr	ectly	/ nr	adic	ted													
slli a4,a5,2		ack		_					Fe	De	Ex	Me	Wb						
add a4,a3,a4		C c								Fe	De	Ex	Ме	Wb					
lw a4,0(a4)		e s	tage	•							Fe	De	Ex	Me	Wb				
add a0,a0,a4												Fe	De	Ex	Ex	Me	Wb		
addi a5,a5,1													Fe	De	De	Ex	Ме	Wb	
blt a5,a1,.L7														Fe	Fe	De	Ex	Ме	Wb



.L7:																			
slli a4,a5,2	Fe	De	Ex	Me	Wb														
add a4,a3,a4		Fe	De	Ex	Me	Wb													
lw a4,0(a4)			Fe	De	Ex	Me	Wb												
add a0,a0,a4				Fe	De	Ex	Ex	Me	Wb										
addi a5,a5,1					Fe	De	De	Ex	Ме	Wb									
blt a5,a1,.L7						Fe	Fe	De	Ex	Me	Wb								
L7:																			
slli a4,a5,2									Fe	De	Ex	Ме	Wb						
add a4,a3,a4										Fe	De	Ex	Me	Wb					
lw a4,0(a4)											Fe	De	Ex	Ме	Wb				
add a0,a0,a4												Fe	De	Ex	Ex	Ме	Wb		
addi a5,a5,1													Fe	De	De	Ex	Ме	Wb	
blt a5,a1,.L7														Fe	Fe	De	Ex	Me	Wb



# 2-way in-order superscalar with single cycle cache access from exam 2022/2023

Question 1.2.2: Give an execution diagram for a 2-way in-order superscalar with single cycle cache access as presented first in the section on super scalars in the online course notes. Explain shortly any assumptions you may have to make.

#### Stages for the instructions:

• Load: Fe De Ag Me Wb

Fe: 2, De: 2, Ag: 1, Me: 1, Wb: 2

• Store: Fe De Ag Me

• Other: Fe De Ex Wb

• branch: Fe De Ex

We assume backward branches are predicted taken in the De stage

L3:														
sb a5,0(a1)	Fe	De	Ag	Ме										
lbu a5,1(a0)	Fe	De	De	Ag	Ме	Wb								
addi a0,a0,1			C <sub>1</sub>	ي الد	until	٨٨	ic o	vail	ahlo					
addi a1,a1,1				ali (	JI I (   1	Ag	15 a	valle	abic					
bne a5,zero,.L3														
L3:														
sb a5,0(a1)														
lbu a5,1(a0)														
addi a0,a0,1														
addi a1,a1,1														
bne a5,zero,.L3														



L3:														
sb a5,0(a1)	Fe	De	Ag	Ме										
lbu a5,1(a0)	Fe	De	De	Ag	Me	Wb								
addi a0,a0,1		Fe	De	Ex	Wb									
addi a1,a1,1		Fe	Fe	De	Ex	Wb								
bne a5,zero,.L3		St	all u	ıntil	De	is a	vail	able	•					
L3:														
sb a5,0(a1)														
lbu a5,1(a0)														
addi a0,a0,1														
addi a1,a1,1														
bne a5,zero,.L3														

L3:															
sb a5,0(a1)	Fe	De	Ag	Me											
lbu <mark>a5</mark> ,1(a0)	Fe	De	De	Ag	Me	Wb									
addi a0,a0,1		Fe	De	Ex	Wb										
addi a1,a1,1		Fe	Fe	De	Ex	Wb									
bne a5,zero,.L3			Fe	De	Ex										
L3:			Stall	unt	il at	5 is	forw	<i>r</i> ard	ed 1	rom	lbu				
sb a5,0(a1)															
lbu a5,1(a0)															
addi a0,a0,1															
addi a1,a1,1															
bne a5,zero,.L3															



L3:																		
sb a5,0(a1)	Fe	De	Ag	Me														
lbu a5,1(a0)	Fe	De	De	Ag	Ме	Wb												
addi a0,a0,1		Fe	De	Ex	Wb													
addi a1,a1,1		Fe	Fe	De	Ex	Wb			ha	ckwa	ırd	takı	an h	ran	ch i	Q		
bne a5,zero,.L3			Fe	De	Ex	Ex				edicte								
L3:																		
sb a5,0(a1)					Fe	De	Ag	Me										
lbu a5,1(a0)					Fe	De	De	Ag	Ме	Wb								
addi a0,a0,1						Fe	De	Ex	Wb									
addi a1,a1,1						Fe	Fe	De	Ex	Wb								
bne a5,zero,.L3							Fe	De	Ex	Ex								




L3:															
sb a5,0(a1)	Fe	De	Ag	Ме											
lbu a5,1(a0)	Fe	>>	De	Ag	Ме	Wb									
addi a0,a0,1		Fe	De	Ex	Wb										
addi a1,a1,1		>>	Fe	De	Ex	Wb									
bne a5,zero,.L3			Fe	De	>>	Ex									
L3:															
sb a5,0(a1)					Fe	De	Ag	Ме							
lbu a5,1(a0)					Fe	>>	De	Ag	Ме	Wb					
addi a0,a0,1						Fe	De	Ex	Wb						
addi a1,a1,1						>>	Fe	De	Ex	Wb					
bne a5,zero,.L3							Fe	De	>>	Ex					



#### 4-way out-of-order with realistic (3-stage pipelined) cache access

- (Fa, Fb, Fc, De, Fu, Al, Rn): 4
- (Qu, Ca): 64
- ALU-op: 1 clock cycle latency
- Load-op: 4 clock cycles latency

Stages for the instructions (In-order/out-of-order):



# 4-way out-of-order with realistic (3-stage pipelined) cache access from exam 2023/2024

Question 1.2.3: Give an execution diagram for a 4-way out-of-order with realistic (3-stage pipelined) cache access as presented in the section on out-of-order microarchitecture in the online course notes. Assume a branch target buffer which allows for predicting a taken branch during Fa. Explain shortly any additional assumptions you may have to make.

L3:																	
addi a0,a0,1	Fa	Fb	Fc	De	Fu	Al	Rn	Qu	pk	rd	ex	wb	Ca	Cb			
add a5,a4,a0																	
lbu a5,0(a5)																	
bne a5,zero,.L3																	
L3:																	
addi a0,a0,1																	
add a5,a4,a0																	
lbu a5,0(a5)																	
bne a5,zero,.L3																	

L3:																			
addi <mark>a0</mark> ,a0,1	Fa	Fb	Fc	De	Fu	Al	Rn	Qu	pk	rd	ex	wb	Ca	Cb					
add a5,a4, <mark>a0</mark>	Fa	Fb	Fc	De	Fu	Al	Rn	Qu		pk	rd	ex	wb	Ca	Cb				
lbu a5,0(a5)						stal	110	cyclo	e (A	LU-	-op	= 1	сус	le la	aten	су)	,		
bne a5,zero,.L3						bec	aus	e of	ad	d de	epe	nds	on	a0 1	from	n ad	ldi		
L3:																			
addi a0,a0,1																			
add a5,a4,a0																			
lbu a5,0(a5)																			
bne a5,zero,.L3																			

L3:																				
addi a0,a0,1	Fa	Fb	Fc	De	Fu	Al	Rn	Qu	pk	rd	ex	wb	Ca	Cb						
add <mark>a5</mark> , a4, a0	Fa	Fb	Fc	De	Fu	Al	Rn	Qu		pk	rd	ex	wb	Ca	Cb					
lbu a5,0(a5)	Fa	Fb	Fc	De	Fu	Al	Rn	Qu			pk	rd	ag	ma	mb	mc	wb	Ca	Cb	
bne a5,zero,.L3						stall	1 c	ycle	e, be	ecai	use	lbu	nee	eds	a5 f	rom	1			
L3:					6	add														
addi a0,a0,1																				
add a5,a4,a0																				
lbu a5,0(a5)																				
bne a5,zero,.L3																				

L3:																			
addi a0,a0,1	Fa	Fb	Fc	De	Fu	Al	Rn	Qu	pk	rd	ex	wb	Ca	Cb					
add a5,a4,a0	Fa	Fb	Fc	De	Fu	Al	Rn	Qu		pk	rd	ex	wb	Ca	Cb				
lbu a5,0(a5)	Fa	Fb	Fc	De	Fu	Al	Rn	Qu			pk	rd	ag	ma	mb	mc	wb	Ca	Cb
bne a5,zero,.L3	Fa	Fb	Fc	De	Fu	Al	Rn	Qu							pk	rd	ex	Ca	Cb
L3:																			
addi a0,a0,1							all 4			`									
add a5,a4,a0						late	ency	y), t	ıntil	a5	is re	ead	y fro	om l	bu				
lbu a5,0(a5)																			
bne a5,zero,.L3																			



L3:																				
addi a0,a0,1	Fa	Fb	Fc	De	Fu	Al	Rn	Qu	pk	rd	ex	wb	Ca	Cb						
add a5,a4,a0	Fa	Fb	Fc	De	Fu	Al	Rn	Qu		pk	rd	ex	wb	Ca	Cb					
lbu a5,0(a5)	Fa	Fb	Fc	De	Fu	Al	Rn	Qu			pk	rd	ag	ma	mb	mc	wb	Ca	Cb	
bne a5,zero,.L3	Fa	Fb	Fc	De	Fu	Al	Rn	Qu							pk	rd	ex	Ca	Cb	
L3:	b	ack	war	d ta	ken	bra	ınch	is p	ored	icte	d dı	ırinç	g Fa							
addi a0,a0,1		Fa	Fb	Fc	De	Fu	Al	Rn	Qu	pk	rd	ex	wb					Ca	Cb	
add a5,a4,a0	0	nly	4 F	a st	age	s aı	e a	vaila	able				Sta	all u	ntil	Ca	and	Cb	is i	n-
lbu a5,0(a5)	OI	า th	e sa	ame	clo	ck (	cycl	е					orc	der						
bne a5,zero,.L3																				

L3:																					
addi a0,a0,1	Fa	Fb	Fc	De	Fu	Al	Rn	Qu	pk	rd	ex	wb	Ca	Cb							
add a5,a4,a0	Fa	Fb	Fc	De	Fu	Al	Rn	Qu		pk	rd	ex	wb	Ca	Cb						
lbu a5,0(a5)	Fa	Fb	Fc	De	Fu	Al	Rn	Qu			pk	rd	ag	ma	mb	mc	wb	Ca	Cb		
bne a5,zero,.L3	Fa	Fb	Fc	De	Fu	Al	Rn	Qu							pk	rd	ex	Ca	Cb		
L3:																					
addi a0,a0,1		Fa	Fb	Fc	De	Fu	Al	Rn	Qu	pk	rd	ex	wb					Ca	Cb		
add a5,a4,a0		Fa	Fb	Fc	De	Fu	Al	Rn	Qu		pk	rd	ex	wb				Ca	Cb		
lbu a5,0(a5)		5	Stall	1 c	ycle	un	til a	0 is	rea	dy			Sta	ll ur	ntil (	Ca a	and	Cb	are	in-c	orde
bne a5,zero,.L3																					



L3:																				
addi a0,a0,1	Fa	Fb	Fc	De	Fu	Al	Rn	Qu	pk	rd	ex	wb	Ca	Cb						
add a5,a4,a0	Fa	Fb	Fc	De	Fu	Al	Rn	Qu		pk	rd	ex	wb	Ca	Cb					
lbu a5,0(a5)	Fa	Fb	Fc	De	Fu	Al	Rn	Qu			pk	rd	ag	ma	mb	mc	wb	Ca	Cb	
bne a5,zero,.L3	Fa	Fb	Fc	De	Fu	Al	Rn	Qu							pk	rd	ex	Ca	Cb	
L3:																				
addi a0,a0,1		Fa	Fb	Fc	De	Fu	Al	Rn	Qu	pk	rd	ex	wb					Ca	Cb	
add a5,a4,a0		Fa	Fb	Fc	De	Fu	Al	Rn	Qu		pk	rd	ex	wb				Ca	Cb	
lbu a5,0(a5)		Fa	Fb	Fc	De	Fu	Al	Rn	Qu			pk	rd	ag	ma	mb	mc	wb	Ca	Cb
bne a5,zero,.L3						Sta	11	cycl	e u	ntil	a5 i	s re	ady							



L3:																				
addi a0,a0,1	Fa	Fb	Fc	De	Fu	Al	Rn	Qu	pk	rd	ex	wb	Ca	Cb						
add a5,a4,a0	Fa	Fb	Fc	De	Fu	Al	Rn	Qu		pk	rd	ex	wb	Ca	Cb					
lbu a5,0(a5)	Fa	Fb	Fc	De	Fu	Al	Rn	Qu			pk	rd	ag	ma	mb	mc	wb	Ca	Cb	
bne a5,zero,.L3	Fa	Fb	Fc	De	Fu	Al	Rn	Qu							pk	rd	ex	Ca	Cb	
L3:						Sta	II 4	cycl	es	(Loa	ad-c	p) ι	until	a5	is r	ead	y			
L3: addi a0,a0,1		Fa	Fb	Fc	De	Sta Fu	II 4 Al	cycl Rn		(Loa pk	ad-c	p) ι ex		a5 	is r	ead 	<b>y</b> 	Ca	Cb	
		Fa	Fb Fb	Fc	De De				Qu					a5  wb	is re	ead 	<b>y</b> 	Ca	Cb	
addi a0,a0,1						Fu	Al	Rn	Qu Qu	pk	rd	ex	wb		is ro	ead  mb	y   mc			Cb