Dynamic Memory and Cache

David Marchant Based on slides by Troels Henriksen

2025-09-17

Summary

Hopefully from the material you've learnt:

- How arrays relate to pointers in cache
- How to allocate memory, and why it must be free'd
- How we can store multidimensional arrays in one dimensional memory
- What locality is and how it helps our programming
- What the memory heirarchy is
- The principles of how cache works
- How cache is organised
- How to perform cache address lookups

Memory hierarchies

Cache organisation and operation

Cache performance


Memory hierarchies

Some fundamental and enduring properties of hardware and software

- Fast storage is expensive, has smaller capacity, and requires more power.
- There is a large gap between computational speed and memory speed.
- Well-written programs tend to exhibit good locality.

These properties suggest an approach for organising memory and other storage systems known as a *memory hierarchy*.

Example memory hierarchy





Caches


Definition of cache


A smaller, faster storage device that acts as a staging area for a subset of the data in a larger, slower device.

- Fundamental idea of the memory hierarchy
 - The smaller and faster device at level k acts as a cache for the larger slower device at level k + 1.
- Why do they work?
 - Because of locality, most accesses tend to be towards the top of the hierarchy.
- The ideal
 - A huge pool of storage that is as cheap as at the bottom of the hiearchy, but as fast as at the top of the hierarchy.












Example: cache hit





Example: cache hit





Example: cache hit


























Types of cache misses

Cold/compulsory miss

- Occur when the cache is empty.
- Unavoidable when a program first starts.

Conflict miss

- Most caches limit blocks at level k+1 to a small subset of the slots at level k.
 - **Example:** Block i can only be located in slot i mod 4.
- Causes conflicts when cache is large enough, but the blocks being accessed all map to the same slot.

Capacity miss


• Occurs when program working set exceeds size of cache.

Memory hierarchies

Cache organisation and operation

Cache performance

General structure of a cache for S, L, and B



Address structure

When $S = 2^n$, $B = 2^m$ we can easily split a w-bit address into fields, writing x_i for bit i.

$$\underbrace{x_{w-1}\cdots x_{m+n+1}}_{\text{tag}}\underbrace{x_{m+n}\cdots x_m}_{\text{set index}}\underbrace{x_{m-1}\cdots x_0}_{\text{block offset}}$$

Address structure

When $S = 2^n$, $B = 2^m$ we can easily split a w-bit address into fields, writing x_i for bit i.


$$\underbrace{x_{w-1}\cdots x_{m+n+1}}_{\text{tag}}\underbrace{x_{m+n}\cdots x_m}_{\text{set index}}\underbrace{x_{m-1}\cdots x_0}_{\text{block offset}}$$


Example


Consider an 8-bit address with m = 2, s = 3.


$$\underbrace{x_7x_6x_5}_{\text{tag}}\underbrace{x_4x_3x_2}_{\text{index}}\underbrace{x_1x_0}_{\text{offset}}$$


We look up an address in the cache by splitting the address into fields and looking up and checking based on their values.













Example: Direct-Mapped (L=1), with 4 sets and 8-byte blocks (B=8)

Suppose 10-bit addresses, so b=3, s=2, t=6. Note: one line per set.



Example: Direct-Mapped (L=1), with 4 sets and 8-byte blocks (B=8)

Suppose 10-bit addresses, so b=3, s=2, t=6. Note: one line per set.




Address of 4-byte word

101010	10	100
--------	----	-----


Example: Direct-Mapped (L = 1), with 4 sets and 8-byte blocks (B = 8)

Suppose 10-bit addresses, so b=3, s=2, t=6. Note: one line per set.




Example: Direct-Mapped (L = 1), with 4 sets and 8-byte blocks (B = 8)

Suppose 10-bit addresses, so b = 3, s = 2, t = 6. Note: one line per set.



Example: Direct-Mapped (L = 1), with 4 sets and 8-byte blocks (B = 8)

Suppose 10-bit addresses, so b = 3, s = 2, t = 6. Note: one line per set.



Characteristics

10-bit addresses,
$$B = 8$$
, $S = 4$, $L = 1$.

$$\underbrace{x_9x_8x_7x_6x_5}_{\text{tag}}\underbrace{x_4x_3}_{\text{set}}\underbrace{x_2x_1x_0}_{\text{offset}}$$

	Valid	Tag	Block
Set 0	0		
Set 1	0		
Set 2	0		
Set 3	0		

Characteristics

10-bit addresses,
$$B = 8$$
, $S = 4$, $L = 1$.

$$\underbrace{x_9x_8x_7x_6x_5}_{\text{tag}}\underbrace{x_4x_3}_{\text{set}}\underbrace{x_2x_1x_0}_{\text{offset}}$$

Simulation, reading single bytes from address

00000 00 000

	Valid	Tag	Block
Set 0	0		
Set 1	0		
Set 2	0		
Set 3	0		

Characteristics

10-bit addresses, B = 8, S = 4, L = 1.

$$\underbrace{x_9x_8x_7x_6x_5}_{\text{tag}}\underbrace{x_4x_3}_{\text{set}}\underbrace{x_2x_1x_0}_{\text{offset}}$$

Simulation, reading single bytes from address

■ 00000 00 000 **Miss**

	Valid	Tag	Block
Set 0	1	00000	Mem[0-7]
Set 1	0		
Set 2	0		
Set 3	0		

Characteristics

10-bit addresses, B = 8, S = 4, L = 1.

$$\underbrace{x_9x_8x_7x_6x_5}_{\text{tag}}\underbrace{x_4x_3}_{\text{set}}\underbrace{x_2x_1x_0}_{\text{offset}}$$

- **00000 00 000 Miss**
- **0**0000 00 001

	Valid	Tag	Block
Set 0	1	00000	Mem[0-7]
Set 1	0		
Set 2	0		
Set 3	0		

Characteristics

10-bit addresses, B = 8, S = 4, L = 1.

$$\underbrace{x_9x_8x_7x_6x_5}_{\text{tag}}\underbrace{x_4x_3}_{\text{set}}\underbrace{x_2x_1x_0}_{\text{offset}}$$

- 00000 00 000 **Miss**
- 00000 00 001 **Hit**

	Valid	Tag	Block
Set 0	1	00000	Mem[0-7]
Set 1	0		
Set 2	0		
Set 3	0		

Characteristics

10-bit addresses,
$$B = 8$$
, $S = 4$, $L = 1$.

$$\underbrace{x_9x_8x_7x_6x_5}_{\text{tag}}\underbrace{x_4x_3}_{\text{set}}\underbrace{x_2x_1x_0}_{\text{offset}}$$

- 00000 00 000 **Miss**
- **0**0000 00 001 **Hit**
- **01000 11 100**

	Valid	Tag	Block
Set 0	1	00000	Mem[0-7]
Set 1	0		
Set 2	0		
Set 3	0		

Characteristics

10-bit addresses,
$$B = 8$$
, $S = 4$, $L = 1$.

$$\underbrace{x_9x_8x_7x_6x_5}_{\text{tag}}\underbrace{x_4x_3}_{\text{set}}\underbrace{x_2x_1x_0}_{\text{offset}}$$

- 00000 00 000 **Miss**
- 00000 00 001 **Hit**
- **01000 11 100 Miss**

	Valid	Tag	Block
Set 0	1	00000	Mem[0-7]
Set 1	0		
Set 2	0		
Set 3	1	01000	Mem[280-287]

Characteristics

10-bit addresses,
$$B = 8$$
, $S = 4$, $L = 1$.

$$\underbrace{x_9x_8x_7x_6x_5}_{\text{tag}}\underbrace{x_4x_3}_{\text{set}}\underbrace{x_2x_1x_0}_{\text{offset}}$$

- 00000 00 000 **Miss**
- 00000 00 001 **Hit**
- 01000 11 100 **Miss**
- **0**0001 00 000

	Valid	Tag	Block	
Set 0	1	00000	Mem[0-7]	
Set 1	0			
Set 2	0			
Set 3	1	01000	Mem[280-287]	

Characteristics

10-bit addresses,
$$B = 8$$
, $S = 4$, $L = 1$.

$$\underbrace{x_9x_8x_7x_6x_5}_{\text{tag}}\underbrace{x_4x_3}_{\text{set}}\underbrace{x_2x_1x_0}_{\text{offset}}$$

- 00000 00 000 **Miss**
- 00000 00 001 **Hit**
- **0**1000 11 100 **Miss**
- 00001 00 000 **Miss**

	Valid	Tag	Block
Set 0	1	00001	Mem[32-39]
Set 1	0		
Set 2	0		
Set 3	1	01000	Mem[280-287]

Characteristics

10-bit addresses, B = 8, S = 4, L = 1.

$$\underbrace{x_9x_8x_7x_6x_5}_{\text{tag}}\underbrace{x_4x_3}_{\text{set}}\underbrace{x_2x_1x_0}_{\text{offset}}$$

00000	00	000	Miss
00000	00	001	Hit
01000	11	100	Miss
00001	00	000	Miss
00000	00	000	

	Valid	Tag	Block
Set 0	1	00001	Mem[32-39]
Set 1	0		
Set 2	0		
Set 3	1	01000	Mem[280-287]

Characteristics


10-bit addresses,
$$B = 8$$
, $S = 4$, $L = 1$.

$$\underbrace{x_9x_8x_7x_6x_5}_{\text{tag}}\underbrace{x_4x_3}_{\text{set}}\underbrace{x_2x_1x_0}_{\text{offset}}$$

00000	00	000	Miss
00000	00	001	Hit
01000	11	100	Miss
00001	00	000	Miss
00000	00	000	Miss

	Valid	Tag	Block
Set 0	1	00000	Mem[0-7]
Set 1	0		
Set 2	0		
Set 3	1	01000	Mem[280-287]


Example: Set-associative (L=2), with 4 sets and 8-byte blocks (B=8)




Example: Set-associative (L=2), with 4 sets and 8-byte blocks (B=8)

Address of 2-byte word


101010 10 100




Example: Set-associative (L = 2), with 4 sets and 8-byte blocks (B = 8)



Example: Set-associative (L = 2), with 4 sets and 8-byte blocks (B = 8)



Example: Set-associative (L = 2), with 4 sets and 8-byte blocks (B = 8)



Characteristics

10-bit addresses,
$$B = 8$$
, $S = 1$, $L = 2$.

$$\underbrace{x_9x_8x_7x_6x_5x_4}_{\text{tag}}\underbrace{x_3}_{\text{set}}\underbrace{x_2x_1x_0}_{\text{offset}}$$

	Valid	Tag	Block
Set 0	0		
	0		
Set 1	0		
	0		

Characteristics

10-bit addresses, B = 8, S = 1, L = 2.

$$\underbrace{x_9x_8x_7x_6x_5x_4}_{\text{tag}}\underbrace{x_3}_{\text{set}}\underbrace{x_2x_1x_0}_{\text{offset}}$$

Simulation, reading single bytes from address

000000 0 000

	Valid	Tag	Block
Set 0	0		
	0		
Set 1	0		
	0		

Characteristics

10-bit addresses, B = 8, S = 1, L = 2.

$$\underbrace{x_9x_8x_7x_6x_5x_4}_{\text{tag}}\underbrace{x_3}_{\text{set}}\underbrace{x_2x_1x_0}_{\text{offset}}$$

Simulation, reading single bytes from address

■ 000000 0 000 **Miss**

	Valid	Tag	Block
Set 0	1	000000	Mem[0-7]
	0		
Set 1	0		
	0		

Characteristics

10-bit addresses, B = 8, S = 1, L = 2.

$$\underbrace{x_9x_8x_7x_6x_5x_4}_{\text{tag}}\underbrace{x_3}_{\text{set}}\underbrace{x_2x_1x_0}_{\text{offset}}$$

- 000000 0 000 **Miss**
- **0**00000 0 001

	Valid	Tag	Block
Set 0	1	000000	Mem[0-7]
	0		
Set 1	0		
	0		

Characteristics

10-bit addresses, B = 8, S = 1, L = 2.

$$\underbrace{x_9x_8x_7x_6x_5x_4}_{\text{tag}}\underbrace{x_3}_{\text{set}}\underbrace{x_2x_1x_0}_{\text{offset}}$$

- 000000 0 000 **Miss**
- 000000 0 001 **Hit**

	Valid	Tag	Block
Set 0	1	000000	Mem[0-7]
	0		
Set 1	0		
	0		

Characteristics

10-bit addresses, B = 8, S = 1, L = 2.

$$\underbrace{x_9x_8x_7x_6x_5x_4}_{\text{tag}}\underbrace{x_3}_{\text{set}}\underbrace{x_2x_1x_0}_{\text{offset}}$$

- 000000 0 000 **Miss**
- 000000 0 001 **Hit**
- **010001 1 100**

	Valid	Tag	Block
Set 0	1	000000	Mem[0-7]
	0		
Set 1	0		
	0		

Characteristics

10-bit addresses, B = 8, S = 1, L = 2.

$$\underbrace{x_9x_8x_7x_6x_5x_4}_{\text{tag}}\underbrace{x_3}_{\text{set}}\underbrace{x_2x_1x_0}_{\text{offset}}$$

- 000000 0 000 **Miss**
- 000000 0 001 **Hit**
- 010001 1 100 **Miss**

	Valid	Tag	Block
Set 0	1	000000	Mem[0-7]
	0		
Set 1	1	010001	Mem[280-287]
	0		

Characteristics

10-bit addresses, B = 8, S = 1, L = 2.

$$\underbrace{x_9x_8x_7x_6x_5x_4}_{\text{tag}}\underbrace{x_3}_{\text{set}}\underbrace{x_2x_1x_0}_{\text{offset}}$$

- 000000 0 000 **Miss**
- 000000 0 001 **Hit**
- 010001 1 100 **Miss**
- **000010 0 000**

	Valid	Tag	Block
Set 0	1	000000	Mem[0-7]
	0		
Set 1	1	010001	Mem[280-287]
	0		

Characteristics

10-bit addresses, B = 8, S = 1, L = 2.

$$\underbrace{x_9x_8x_7x_6x_5x_4}_{\text{tag}}\underbrace{x_3}_{\text{set}}\underbrace{x_2x_1x_0}_{\text{offset}}$$

- 000000 0 000 **Miss**
- 000000 0 001 **Hit**
- 010001 1 100 **Miss**
- 000010 0 000 **Miss**

	Valid	Tag	Block
Set 0	1	000000	Mem[0-7]
	1	000010	Mem[32-39]
Set 1	1	010001	Mem[280-287]
	0		

Characteristics

10-bit addresses, B = 8, S = 1, L = 2.

$$\underbrace{x_9x_8x_7x_6x_5x_4}_{\text{tag}}\underbrace{x_3}_{\text{set}}\underbrace{x_2x_1x_0}_{\text{offset}}$$

- 000000 0 000 **Miss**
- 000000 0 001 **Hit**
- 010001 1 100 **Miss**
- 000010 0 000 **Miss**
- **0**00000 0 000

	Valid	Tag	Block
Set 0	1	000000	Mem[0-7]
	1	000010	Mem[32-39]
Set 1	1	010001	Mem[280-287]
	0		

Characteristics

10-bit addresses, B = 8, S = 1, L = 2.

$$X_9X_8X_7X_6X_5X_4$$
 X_3 $X_2X_1X_0$ offset

- 000000 0 000 **Miss**
- 000000 0 001 **Hit**
- 010001 1 100 **Miss**
- 000010 0 000 **Miss**
- 000000 0 000 Hit

	Valid	Tag	Block
Set 0	1	000000	Mem[0-7]
	1	000010	Mem[32-39]
Set 1	1	010001	Mem[280-287]
	0		

What about writes?

Multiple copies of data exist

L1, L2, L3 caches, main memory, disk, backup in the cloud...

What do we do on a write hit?

Write-through: writing immediately to the next level of the hierarchy.

Write-back: defer write until the cache block is evicted.

 Needs a dirty bit indicating whether block changed since it was loaded.

What do we do on a write miss?


Write-allocate: load block into cache and update there.

Good if more writes follow.

No-write-allocate: write straight to next level, do not load into cache.

CPU caches are typically write-back and write-allocate.

Cache



Memory hierarchies

Cache organisation and operation

Cache performance

A real cache

- Use sudo dmidecode -t cache or lscpu on Linux to see hardware details, including CPU cache specs.
- On an Ryzen 1700X, cache blocks are 64 bytes each, and
 - ▶ L1: 96KiB, 8-way set-associative, split into 32KiB for data (L1d) and 64KiB for instructions (L1i).
 - ▶ **L2:** 512KiB, 8-way set-associative.
 - ► L3: 16MiB, 8-way set associative.
- But: Each of the 8 cores have their own L1 and L2 caches, but L3 cache is shared.
 - For those who think caches are very fascinating, read up on cache coherency protocols and false sharing.

Cache performance metrics

Miss rate

- Fraction of memory references not found in cache (misses ÷ accesses).
 - Typical numbers:
 - ▶ 3-10% for L1
 - ightharpoonup Can be very small (< 1%) for L2.

Hit time

- Time to deliver a cache block to the processor.
 - Includes time to determine whether a hit (checking tag).
- Typical numbers
 - L1: 4 clock cycles.
 - L2: 10 clock cycles.
 - L3: 40-75 cycles (depends on sharing).

Miss penalty

- Additional time needed because of a miss.
- Often over 100 cycles for main DRAM memory, historically increasing.

Conceptualising those numbers

- Huge difference between a hit and a miss!
 - ightharpoonup Could be 100 imes between L1 and main memory.
- 99% hit rate may be twice as good as 97%

Cache hit time: 1 cycle Miss penalty: 100 cycles

Average access time:

- 97% hits: 1 cycle + 0.03 × 100 cycles = 4 cycles
 99% hits: 1 cycle + 0.01 × 100 cycles = 2 cycles
- This is why we use miss rate instead of hit rate.

Writing cache friendly code

- Make the common case go fast.
 - Focus on inner loops.
 - ▶ Optimising non-loopy code is almost never worth it.

Writing cache friendly code

- Make the common case go fast.
 - Focus on inner loops.
 - Optimising non-loopy code is almost never worth it.
- Ensure good locality.
 - Avoid chasing ad-hoc pointers.
 - ▶ If you malloc() a million tiny blocks of memory, there is no guarantee they will be anywhere near each other.
 - Linked lists are terrible.

Writing cache friendly code

- Make the common case go fast.
 - Focus on inner loops.
 - Optimising non-loopy code is almost never worth it.
- Ensure good locality.
 - Avoid chasing ad-hoc pointers.
 - ▶ If you malloc() a million tiny blocks of memory, there is no guarantee they will be anywhere near each other.
 - Linked lists are terrible.
- Minimise footprint.
 - ► E.g. if all the data you work on fits in L3 cache, then you will never see an L3 cache miss after the initial ones.

Example: matrix multiplication

```
for (int i=0; i<n; i++) {
   for (int j=0; j<n; j++) {
     double sum = 0.0;
   for (int k=0; k<n; k++)
       sum += a[i][k] * b[k][j];
   c[i][j] = sum;
   }
}</pre>
```

- Multiply *n*-by-*n* matrices in row-major order.
- Each element is a double
- $O(n^3)$ total opreations.
- n values summed per destination.

Miss rate analysis

Assume

- Cache block size B = 64bytes
 - ► Enough for 8 doubles.
- n is very large—approximate 1/n as 0.
- Cache is not even big enough to hold a single row or column.

Method

Look at access pattern of inner loop.

Miss rate analysis

Assume

- Cache block size B = 64bytes
 - ► Enough for 8 doubles.
- n is very large—approximate 1/n as 0.
- Cache is not even big enough to hold a single row or column.

Method

Look at access pattern of inner loop.

When accessing successive elements miss rate is sizeof(double)/B = 0.125.

```
for (int k=0; k<n; k++) sum += a[0][k]
```

Miss rate analysis

Assume

- Cache block size *B* = 64*bytes*
 - ► Enough for 8 doubles.
- n is very large—approximate 1/n as 0.
- Cache is not even big enough to hold a single row or column.

Method

Look at access pattern of inner loop.

When accessing successive elements miss rate is sizeof(double)/B = 0.125.

```
for (int k=0; k<n; k++) sum += a[0][k]
```

When accessing distant elements miss rate is 1.

```
for (int k=0; k<n; k++)
sum += a[k][0]
```

Matrix multiplication (ijk)

```
for (int i=0; i<n; i++) {
   for (int j=0; j<n; j++) {
     double sum = 0.0;
   for (int k=0; k<n; k++)
       sum += a[i][k] * b[k][j];
   c[i][j] = sum;
   }
}</pre>
```

Misses per innermost loop iteration

Matrix multiplication (ijk)

```
for (int i=0; i<n; i++) {
   for (int j=0; j<n; j++) {
     double sum = 0.0;
   for (int k=0; k<n; k++)
       sum += a[i][k] * b[k][j];
   c[i][j] = sum;
   }
}</pre>
```

a	b	С	
0.125	1	0	

Matrix multiplication (jik)

```
for (int j=0; j<n; j++) {
   for (int i=0; i<n; i++) {
     double sum = 0.0;
   for (int k=0; k<n; k++)
       sum += a[i][k] * b[k][j];
   c[i][j] = sum
   }
}</pre>
```

Misses per innermost loop iteration

Matrix multiplication (jik)

```
for (int j=0; j<n; j++) {
   for (int i=0; i<n; i++) {
     double sum = 0.0;
   for (int k=0; k<n; k++)
       sum += a[i][k] * b[k][j];
   c[i][j] = sum
   }
}</pre>
```

a	b	С	
0.125	1	0	

Matrix multiplication (kij)

```
for (int k=0; k<n; k++) {
   for (int i=0; i<n; i++) {
     double r = a[i][k];
   for (int j=0; j<n; j++)
     c[i][j] += r * b[k][j];
   }
}</pre>
```

Misses per innermost loop iteration

Matrix multiplication (kij)

```
for (int k=0; k<n; k++) {
   for (int i=0; i<n; i++) {
     double r = a[i][k];
     for (int j=0; j<n; j++)
        c[i][j] += r * b[k][j];
   }
}</pre>
```

а	b	С
0	0.125	0.125

Matrix multiplication (ikj)

```
for (int i=0; i<n; i++) {
   for (int k=0; k<n; k++) {
     double r = a[i][k];
   for (int j=0; j<n; j++)
     c[i][j] += r * b[k][j];
   }
}</pre>
```

Misses per innermost loop iteration

Matrix multiplication (ikj)

```
for (int i=0; i<n; i++) {
   for (int k=0; k<n; k++) {
     double r = a[i][k];
     for (int j=0; j<n; j++)
        c[i][j] += r * b[k][j];
   }
}</pre>
```

а	b	С
0	0.125	0.125

Matrix multiplication (jki)

```
for (int j=0; j<n; j++) {
   for (int k=0; k<n; k++) {
     double r = b[k][j];
     for (int i=0; i<n; i++)
        c[i][j] += a[i][k] * r;
   }
}</pre>
```

Misses per innermost loop iteration

Matrix multiplication (jki)

```
for (int j=0; j<n; j++) {
   for (int k=0; k<n; k++) {
     double r = b[k][j];
     for (int i=0; i<n; i++)
        c[i][j] += a[i][k] * r;
   }
}</pre>
```

a	b	С
1	0	1

Matrix multiplication (kji)

```
for (int k=0; k<n; k++) {
   for (int j=0; j<n; j++) {
     double r = b[k][j];
   for (int i=0; i<n; i++)
     c[i][j] += a[i][k] * r;
   }
}</pre>
```

Misses per innermost loop iteration

Matrix multiplication (kji)

```
for (int k=0; k<n; k++) {
   for (int j=0; j<n; j++) {
     double r = b[k][j];
     for (int i=0; i<n; i++)
        c[i][j] += a[i][k] * r;
   }
}</pre>
```

a	b	С
1	0	1

Summary of variants

```
for (int i=0; i<n; i++) {
  for (int j=0; j<n; j++) {
    double sum = 0.0;
    for (int k=0; k<n; k++)
        sum += a[i][k] * b[k][j];
    c[i][j] = sum;
  }
}</pre>
```

```
for (int k=0; k<n; k++) {
  for (int i=0; i<n; i++) {
   double r = a[i][k];
  for (int j=0; j<n; j++)
        c[i][j] += r * b[k][j];
  }
}</pre>
```

```
for (j=0; j<n: j++) {
  for (k=0; k<n: k++) {
    double r = b[k][j];
    for (int i=0; i<n: i++)
        c[i][j] += a[i][k] * r;
  }
}</pre>
```

ijk and jik (inner loop):

- 2 loads, 0 stores
- 1.125 misses/iter


kij and ikj (inner loop):

- 2 loads, 1 store
- 0 25 misses/iter

jki and kji (inner loop):

- 2 loads, 1 store
- 2 misses/iter

On a real machine



Summary

- Memory hierarchies are part of all nontrivial systems.
- Cache misses have dramatic impact on performance.
- Significant speedup can be achieved just by permuting loops.