# 计算机组成原理 实验报告

实验题目:寄存器堆与存储器及其应用

学生姓名: 阿非提

学生学号: PB20111633

完成日期: 2022.4.5

### 实验目的

• 掌握寄存器堆(Register File)和存储器的功能、时序及其应用

• 熟练掌握数据通路和控制器的设计和描述方法

### 实验平台

Vivado

### 实验练习

• 题目1

设计文件

```
module register_file #(parameter WIDTH = 32)(
    input clk,we,
    input [4:0] ra0,ra1,wa,
    input [WIDTH-1:0] wd,
    output [WIDTH-1:0] rd0,rd1
);


reg [WIDTH-1:0] regfile[0:31];

assign rd0 = regfile[ra0], rd1 = regfile[ra1];

always@(posedge clk)begin
    if(we)regfile[wa]<=wd;
end
endmodule</pre>
```

#### • 题目2

仿真结果



- \*其中douta、douta1、douta2 分别是块式RAM 在write first、read first、no change模式下的仿真结果
- \*仿真开始前两种RAM里的所有值都初始化为0

对比结果发现块式RAM的读、写均和时钟同步,而分布式RAM写和时钟同步,读不需要时钟同步。块式RAM有三种操作模式分别为,write first、read first、no change。


write first 模式下,写入的数据一边写到RAM内核,一边输出到端口。

read first 模式下,写入的数据写到RAM内核,写地址指向的RAM数据输出到端口。

no change 模式下,写入的数据写到RAM内核。输出端口的数据(实际上有个寄存器)保持不变。

#### • 题目3

状态图



数码管需要使用分时复用的方法并根据valid数组判断是否需要显示。

#### Verilog代码

```
module FIFO (
input clk, rst,
input enq,
input [3:0] in,
input deq,
output reg full,empty,
output [3:0] out,
output [2:0] an,
output [3:0] seg
);
//edge detection
reg e1,e2,d1,d2;
wire Enq,Deq;
always@(posedge clk)begin
  e1<=enq;
  d1<=deq;
end
always@(posedge clk)begin
  e2<=e1;
  d2 \le d1;
end
assign Enq = e1 & (\sim e2);
assign Deq = d1 \& (\sim d2);
//LCU
reg [2:0] head,tail;
reg [7:0] valid;
reg [3:0] OUT;
parameter IDLE = 2'd0;
```

```
parameter ENQUEUE = 2'd1;
parameter DEQUEUE = 2'd2;
reg [1:0] currentState,nextState;
//state transition
always@(*)begin
  if(Eng&&(~Deg)&&(~full)) nextState = ENQUEUE;
  else if((~Enq)&&Deq&&(~empty)) nextState = DEQUEUE;
  else nextState = IDLE;
end
//state logic
always@(posedge clk)begin
  if(rst)
      currentState <= IDLE;</pre>
  else
      currentState <= nextState;</pre>
end
//data
always@(posedge clk)begin
  if(rst)begin
    head <= 3'd0;
    tail <= 3'd0:
    valid <= 8'd0;</pre>
  end
  else begin
    case(currentState)
      IDLE:;
      ENQUEUE: begin
        tail <= tail + 3'd1;
        valid[tail] <= 1'd1;</pre>
      end
      DEQUEUE: begin
        head <= head + 3'd1;
        valid[head] <= 1'd0;</pre>
      end
      default:;
    endcase;
  end
```


```
end
```

```
always@(*)begin
  if(valid==8'd255) full = 1'd1;
  else full = 1'd0;
end
always@(*)begin
  if(valid==8'd0) empty = 1'd1;
  else empty = 1'd0;
end
//segment display unit
reg [5:0] counter;
reg [2:0] current_an,next_an;
always@(posedge clk)begin
  if(rst)
    counter <= 6'd0;</pre>
  else
    counter <= counter + 6'd1;</pre>
end
always@(posedge clk)begin
    if(rst)
      next an <= 3'd0;
    else if(counter==0)
      next_an <= next_an + 3'd1;</pre>
    else
      next_an <= next_an;</pre>
end
always@(posedge clk)begin
    if(rst)
      current_an <= 3'd0;</pre>
    else if(valid[next_an])
      current_an <= next_an;</pre>
    else
      current_an <= current_an;</pre>
end
 //register file
wire we;
```

```
wire [3:0] wd,rd0,rd1;
wire [2:0] wa,ra0,ra1;
assign we = Enq & (\simfull);
assign wa = tail;
assign wd = in;
assign ra0 = head;
assign ra1 = current_an ;
assign an = empty?head:current_an;
assign seg = empty?0:rd1;
always@(posedge clk)begin
  if(rst) OUT <= 4'd0;
  else if(currentState == DEQUEUE) OUT <= rd0;</pre>
  else OUT <= OUT;</pre>
end
assign out = OUT;
register_file register_file(
    .clk(clk),
    .we(we),
    .wa(wa),
    .wd(wd),
    .ra0(ra0),
    .ra1(ra1),
    .rd0(rd0),
    .rd1(rd1)
);
```


endmodule


#### 仿真结果





#### 运行结果











## 总结与思考

- 通过本次试验我学会了如何通过块式和分布式RAM的使用以及区别。
- 本次试验难易程偏低。
- 本次试验任务量适中。