计算机组成原理 实验报告

实验题目: 流水线CPU设计

学生姓名: 阿非提

学生学号: PB20111633

完成日期: 2022.5.18

实验目的

• 理解流水线CPU的结构和工作原理

• 掌握流水线CPU的设计和调试方法,特别是流水线中数据相关和控制相关的处理

• 熟练掌握数据通路和控制器的设计和描述方法


实验平台

- Vivado
- Rars

实验练习

· cpu设计

在Ripes 提供的流水线处理器的数据通路的基础上,将控制冒险前移到 ID 阶段得到如下数据通路。



设计文件

寄存器堆

经过修改,寄存器堆会在写地址端口 write_register 不为零时进行写入操作。

```
module register_file(
    input clk,rst,
    input [4:0] read_register1,
```

```
input [4:0] read_register2,
input [4:0] write_register,
input [31:0] write_data,
output reg [31:0] read_data1,
output reg [31:0] read_data2,
//debug port
input [4:0] debug_register,
output reg [31:0] debug_register_data
);
reg [31:0] registers[0:31];
integer i;
always@(*)begin
    if(read_register1)begin
        if(read_register1 == write_register)
            read_data1 = write_data;
        else
            read_data1 = registers[read_register1];
    end
    else
        read_data1 = 0;
end
always@(*)begin
    if(read_register2)begin
        if(read_register2 == write_register)
            read_data2 = write_data;
        else
            read_data2 = registers[read_register2];
    end
    else
        read_data2 = 0;
end
always@(*)begin
    if(debug_register)begin
        if(debug_register == write_register)
            debug_register_data = write_data;
        else
            debug_register_data = registers[debug_register];
    end
    else
        debug_register_data = 0;
end
always@(posedge clk or posedge rst)begin
    if(rst)
```

```
for(i = 0; i < 32; i = i + 1)
                registers[i] <= 0;</pre>
        else if(write_register != 5'b0)
            registers[write_register] <= write_data;</pre>
    end
endmodule
alu
module alu(
    input [31:0] operant1, operant2,
    input [2:0] operation_code,
    output reg [31:0] result
    );
    wire signed [31:0] signed_operant1 = operant1;
    wire signed [31:0] signed_operant2 = operant2;
    always@(*)begin
        case(operation code)
        3'h0: result = signed_operant1 + signed_operant2;
        3'h1: result = signed_operant1 - signed_operant2;
        3'h2: result = signed_operant1 & signed_operant2;
        3'h3: result = signed_operant1 | signed_operant2;
        3'h4: result = signed_operant1 ^ signed_operant2;
        3'h5: result = signed_operant1 << signed_operant2;</pre>
        3'h6: result = signed_operant1 >> signed_operant2;
        default: result = 0;
        endcase
    end
endmodule
```

立即数扩展

```
module immediate_Generator(
    input [31:0] inst,
    output reg [31:0] imme
);
always@(*)begin
    case(inst[6:0])
    7'b0000011: imme = \{\{21\{inst[31]\}\}, inst[30:20]\}; //I-type\}
    7'b0010011: imme = \{\{21\{inst[31]\}\}, inst[30:20]\}; //I-type
    7'b1100111: imme = \{\{21\{inst[31]\}\}, inst[30:20]\}; //I-type\}
    7'b0100011: imme = \{\{21\{inst[31]\}\}, inst[30:25], inst[11:7]\}; //S-type\}
```

```
7'b1100011: imme = \{\{20\{inst[31]\}\}, inst[7], inst[30:25], inst[11:8], 1'b0\}; //SB-
type
    7'b1101111: imme = {{13{inst[31]}},inst[19:12],inst[20],inst[30:21],1'b0};//
UJ-type
    7'b0010111: imme = \{inst[31:12], 12'h0\}; //U-type
    default: imme = 32'h0;
    endcase
end
endmodule
рС
module PC(
    input clk,rst,en,
    input [31:0] pc_input,
    output reg [31:0] pc
    );
    always@(posedge clk or posedge rst)begin
        if(rst)
             pc <= 32'h00003000;
        else if(en)
             pc <= pc_input;</pre>
    end
endmodule
decode
```

```
module decode(
    input [31:0] instruction,
    output [4:0] reg_addr1,
    output [4:0] reg_addr2,
    output [4:0] reg_write_addr,
    output reg [1:0] reg_write_sel,
    output mem_write,
    output reg [1:0] alu_a_sel,
    output reg [1:0] alu_b_sel,
    output reg [2:0] alu_opcode,
    output is_r1_ID_needed,
    output is_r2_ID_needed,
    output is_r1_EX_needed,
    output is_r2_EX_needed,
    output is_r2_MEM_needed,
    output is_jal,
    output is_jalr,
    output is_branch,
    output reg [1:0] branch_type
    );
```

```
assign reg_addr1 = instruction[19:15];
    assign reg_addr2 = instruction[24:20];
   wire [6:0] opcode = instruction[6:0];
    wire [6:0] funct7 = instruction[31:25];
    wire [2:0] funct3 = instruction[14:12];
    wire is_add = (opcode == 7'b0110011) && (funct3 == 3'b000) && (funct7 ==
7'b0000000);
    wire is_addi = (opcode == 7'b0010011) && (funct3 == 3'b000);
    wire is_sub = (opcode == 7'b0110011) && (funct3 == 3'b000) && (funct7 ==
7'b0100000);
    wire is_and = (opcode == 7'b0110011) && (funct3 == 3'b111) && (funct7 ==
7'b0000000);
    wire is_andi = (opcode == 7'b0010011) && (funct3 == 3'b111);
    wire is_or = (opcode == 7'b0110011) && (funct3 == 3'b110) && (funct7 ==
7'b0000000);
   wire is_ori = (opcode == 7'b0010011) && (funct3 == 3'b110);
    wire is_xor = (opcode == 7'b0110011) && (funct3 == 3'b100) && (funct7 ==
7'b0000000);
   wire is_xori = (opcode == 7'b0010011) && (funct3 == 3'b100);
    wire is_sll = (opcode == 7'b0110011) && (funct3 == 3'b001) && (funct7 ==
7'b0000000);
    wire is_slli = (opcode == 7'b0010011) && (funct3 == 3'b001) && (funct7 ==
7'b0000000);
    wire is_srl = (opcode == 7'b0110011) && (funct3 == 3'b101) && (funct7 ==
7'b0000000);
    wire is_srli = (opcode == 7'b0010011) && (funct3 == 3'b101) && (funct7 ==
7'b0000000);
    wire is_auipc = (opcode == 7'b0010111);
    wire is_beg = (opcode == 7'b1100011) && (funct3 == 3'b000);
   wire is_bne = (opcode == 7'b1100011) && (funct3 == 3'b001);
   wire is_blt = (opcode == 7'b1100011) && (funct3 == 3'b100);
    wire is_bge = (opcode == 7'b1100011) && (funct3 == 3'b101);
    assign is_jal = (opcode == 7'b1101111);
    assign is_jalr = (opcode == 7'b1100111);
    wire is lw = (opcode == 7'b0000011) && (funct3 == 3'b010);
   wire is_sw = (opcode == 7'b0100011) && (funct3 == 3'b010);
    wire is_regWrite = is_add | is_addi | is_sub | is_and | is_andi | is_or |
is_ori | is_xor | is_xori | is_sll | is_slli | is_srl | is_srli | is_auipc |
is_jal | is_jalr | is_lw;
    assign is_branch = is_beg | is_bge | is_blt | is_bne;
    wire is_imm = is_addi | is_andi | is_ori | is_xori | is_slli | is_srli |
is_auipc | is_sw | is_lw;
    assign mem_write = is_sw;
    assign reg_write_addr = is_regWrite ? instruction[11:7] : 5'h0;
    assign is_r1_ID_needed = is_beq | is_bge | is_blt | is_bne | is_jalr;
    assign is_r2_ID_needed = is_beq | is_bge | is_blt | is_bne;
```

```
assign is_r1_EX_needed = is_add | is_addi | is_sub | is_and | is_andi | is_or
| is_ori | is_xor | is_xori | is_sll | is_slli | is_srl | is_srli | is_lw |
is_sw;
    assign is_r2_EX_needed = is_add | is_sub | is_and | is_or | is_xor |
is_sll | is_srl | is_sw;
    assign is_r2_MEM_needed = is_sw;
   always@(*)begin
        if(is_beq)
            branch_type = 2'h0;
        else if(is_blt)
            branch_type = 2'h1;
        else if(is_bge)
            branch_type = 2'h2;
        else
            branch_type = 2'h3;
   end
   always@(*)begin
        if(is_jal | is_jalr)
            reg_write_sel = 2'h1;
        else if(is_lw)
            reg_write_sel = 2'h2;
        else
            reg_write_sel = 2'h0;
   end
    always@(*)begin
        if(is_auipc)
            alu_a_sel = 2'h1;
        else
            alu_a_sel = 2'h0;
   end
    always@(*)begin
        if(is_imm)
            alu_b_sel = 2'h1;
        else
            alu_b_sel = 2'h0;
   end
    always@(*) begin
        if(is_add | is_addi)
            alu_opcode = 3'h0;
        else if(is_sub)
            alu_opcode = 3'h1;
        else if(is_and | is_andi)
            alu_opcode = 3'h2;
        else if(is_or | is_ori)
            alu_opcode = 3'h3;
        else if(is_xor | is_xori)
            alu_opcode = 3'h4;
```

```
else if(is_sll | is_slli)
    alu_opcode = 3'h5;
else if(is_srl | is_srli)
    alu_opcode = 3'h6;
else
    alu_opcode = 0;
end
```

endmodule

hazard

```
module hazerd_detection(
    input [4:0] ID EX reg w addr,
    input [4:0] EX_MEM_reg_w_addr,
    input [1:0] ID_EX_reg_write_sel,
    input [1:0] EX_MEM_reg_write_sel,
    input [4:0] reg_addr1,
    input [4:0] reg_addr2,
    input is_r1_ID_needed,
    input is_r2_ID_needed,
    input is_r1_EX_needed,
    input is_r2_EX_needed,
    input is_r2_MEM_needed,
    input [1:0] alu_a_sel,
    input [1:0] alu_b_sel,
    input is_branch,
    input is_jump,
    input branch_signal,
    input [31:0] reg_data1,
    input [31:0] reg_data2,
    input [31:0] EX_MEM_alu_result,
    output reg [1:0] ID_EX_alu_a_sel,
    output reg [1:0] ID_EX_alu_b_sel,
    output reg [1:0] ID_EX_sw_r2_sel,
    output [31:0] branch_input1,
    output [31:0] branch_input2,
    output [31:0] jalr_reg,
    output ID_EX_mem_write_sel,
    output stall,
    output flush
    );
    wire is_r1_EX_dependent = (ID_EX_reg_w_addr != 0) && (reg_addr1 ==
ID_EX_reg_w_addr);
    wire is_r2_EX_dependent = (ID_EX_reg_w_addr != 0) && (reg_addr2 ==
ID_EX_reg_w_addr);
```

```
wire is_r1_MEM_dependent = (EX_MEM_reg_w_addr != 0) && (reg_addr1 ==
EX_MEM_reg_w_addr);
    wire is_r2_MEM_dependent = (EX_MEM_reg_w_addr != 0) && (reg_addr2 ==
EX_MEM_reg_w_addr);
    wire ID_stall_by_EX = (is_r1_ID_needed && is_r1_EX_dependent) ||
(is_r2_ID_needed && is_r2_EX_dependent);
    wire ID_stall_by_MEM = ((is_r1_ID_needed && is_r1_MEM_dependent) ||
(is_r2_ID_needed && is_r2_MEM_dependent)) && (EX_MEM_reg_write_sel == 2'h2);
    wire EX_stall_by_MEM = ((is_r1_EX_needed && is_r1_EX_dependent) ||
(is_r2_EX_needed && is_r2_EX_dependent && (~is_r2_MEM_needed))) &&
(ID_EX_reg_write_sel == 2'h2);
    wire r1_ID_need_forward = is_r1_ID_needed && is_r1_MEM_dependent &&
(EX_MEM_reg_write_sel != 2'h2);
    wire r2_ID_need_forward = is_r2_ID_needed && is_r2_MEM_dependent &&
(EX_MEM_reg_write_sel != 2'h2);
    wire r1_EX_need_forward_EX_MEM = is_r1_EX_needed && is_r1_EX_dependent &&
(ID_EX_reg_write_sel != 2'h2);
    wire r2_EX_need_forward_EX_MEM = is_r2_EX_needed && is_r2_EX_dependent &&
(ID_EX_reg_write_sel != 2'h2);
    wire r1_EX_need_forward_MEM_WB = is_r1_EX_needed && is_r1_MEM_dependent;
    wire r2_EX_need_forward_MEM_WB = is_r2_EX_needed && is_r2_MEM_dependent;
    wire r2_MEM_need_forward = is_r2_MEM_needed && is_r2_EX_dependent &&
(ID_EX_reg_write_sel == 2'h2);
    assign stall = ID_stall_by_EX | ID_stall_by_MEM | EX_stall_by_MEM;
    assign flush = ~(ID_stall_by_EX | ID_stall_by_MEM ) & ((is_branch &
branch_signal) | is_jump);
    assign branch_input1 = r1_ID_need_forward ? EX_MEM_alu_result : reg_data1;
    assign branch_input2 = r2_ID_need_forward ? EX_MEM_alu_result : reg_data2;
    assign jalr_reg = r1_ID_need_forward ? EX_MEM_alu_result : reg_data1;
    assign ID_EX_mem_write_sel = r2_MEM_need_forward;
    always@(*)begin
        if(r1_EX_need_forward_EX_MEM)
            ID_EX_alu_a_sel = 2'h2;
        else if(r1_EX_need_forward_MEM_WB)
            ID_EX_alu_a_sel = 2'h3;
        else
            ID_EX_alu_a_sel = alu_a_sel;
    end
    always@(*)begin
        if(~is_r2_MEM_needed & r2_EX_need_forward_EX_MEM)
            ID_EX_alu_b_sel = 2'h2;
        else if(~is_r2_MEM_needed & r2_EX_need_forward_MEM_WB)
            ID_EX_alu_b_sel = 2'h3;
        else
            ID_EX_alu_b_sel = alu_b_sel;
    end
```

```
always@(*)begin
    if(r2_EX_need_forward_EX_MEM)
        ID_EX_sw_r2_sel <= 2'h1;
    else if(r2_EX_need_forward_MEM_WB)
        ID_EX_sw_r2_sel <= 2'h2;
    else
        ID_EX_sw_r2_sel <= 2'h0;
    end</pre>
```

branch

```
module branch(
    input [1:0] branch_type, //0: beq, 1: blt
    input [31:0] input1,
    input [31:0] input2,
    output reg branch_signal
    );
   wire signed [31:0] signed input1 = input1;
   wire signed [31:0] signed_input2 = input2;
    always@(*)begin
        case(branch_type)
        2'h0:branch_signal = (signed_input1 == signed_input2)? 1:0;
        2'h1:branch_signal = (signed_input1 < signed_input2)? 1:0;</pre>
        2'h2:branch_signal = (signed_input1 >= signed_input2)? 1:0;
        2'h3:branch_signal = (signed_input1 != signed_input2)? 1:0;
        default:;
        endcase
    end
endmodule
```

data memory

```
module data_io_memory(
    input clk,
    input write_enable,
    input [31:0] addr,
    input [31:0] write_data,
    output [31:0] read_data,
    //io memory ports
    output io_we,
    output [7:0] io_addr,
    output [31:0] io_dout,
    input [31:0] io_din,
    //debug ports
```

```
input [7:0] m_rf_addr,
    output [31:0] m_data
    );
    // is address in 0x0000\_0000 \sim 0x0000\_03ff range
    wire is_data_ram = (addr[31:10] == 22'b0)? 1:0;
    //if address is I/O memory address
    assign io_we = (is_data_ram == 0)? write_enable : 0;
    assign io_dout = write_data;
    assign io_addr = addr[7:0];
    //if address is memory address
    wire data_ram_write = (is_data_ram == 1)? write_enable : 0;
    wire [31:0] data_ram_data;
    assign read_data = (is_data_ram == 1)? data_ram_data : io_din;
    data_mem data_mem(
        .clk(clk),
        .a(addr[9:2]),
        .d(write_data),
        .we(data_ram_write),
        .spo(data_ram_data),
        //debug port
        .dpra(m_rf_addr),
        .dpo(m_data)
    );
endmodule
cpu
module cpu(
    input clk, rst,
    //I0_BUS
    output [7:0] io_addr,
    output [31:0] io_dout,
    output io_we,
    input [31:0] io_din,
    //Debug_BUS
    input [7:0] m_rf_addr,
    output [31:0] rf_data,
    output [31:0] m_data,
    //PC/IF/ID register
    output [31:0] pc,
    output [31:0] pcd, //pc_id
    output [31:0] ir, //inst_id
```

```
output [31:0] pcin,
    //ID/EX register
    output [31:0] pce, //pc_ex
    output [31:0] a, //rf_rdata1_ex
    output [31:0] b, //rf_rdata2_ex
    output [31:0] imm,
    output [4:0] rd,
    output [31:0] ctrl,
    output [31:0] y,
    output [31:0] bm,
    output [4:0] rdm,
    output [31:0] ctrlm,
    //MEM/WB register
    output reg [31:0] yw,
    output reg [31:0] mdr,
    output [4:0] rdw,
    output [31:0] ctrlw
);
//IF/ID registers
reg [31:0] IF_ID_pc;
reg [31:0] IF_ID_pc_plus4;
reg [31:0] IF_ID_instruction;
//ID/EX registers
reg [31:0] ID_EX_pc;
reg [31:0] ID_EX_pc_plus4;
reg [31:0] ID_EX_reg1;
reg [31:0] ID_EX_reg2;
reg [31:0] ID_EX_imm;
reg [4:0] ID_EX_reg_w_addr;
reg [1:0] ID_EX_reg_write_sel; // 0: alu result, 1: pc+4, 2: mem
reg [1:0] ID_EX_alu_a_sel; // 0: reg1, 1: pc, 2: EX/MEM, 3: MEM/WB
reg [1:0] ID_EX_alu_b_sel; // 0: reg2, 1: imm, 2: EX/MEM, 3: MEM/WB
reg [2:0] ID_EX_alu_opcode; //0: add, 1: sub, 2: and, 3: or, 4: xor, 5: shift
left, 6: shift right
           ID_EX_mem_write_sel; //0: data, 1: MEM/WB
reg
           ID_EX_mem_write;
req
reg [1:0] ID_EX_sw_r2_sel;
wire stall;
wire flush;
//EX/MEM registers
reg [31:0] EX_MEM_pc_plus4;
reg [31:0] EX_MEM_alu_result;
reg [31:0] EX_MEM_data_mem_data;
reg [4:0] EX_MEM_reg_w_addr;
reg [1:0] EX_MEM_reg_write_sel; // 0: alu result, 1: pc+4, 2: mem
```

```
EX_MEM_mem_write_sel; //0: data, 1: MEM/WB
reg
           EX_MEM_mem_write;
reg
//MEM/WB registers
reg [31:0] MEM_WB_reg_w_data;
reg [4:0] MEM_WB_reg_w_addr;
//IF stage
    //pc
    reg [31:0] pc_input;
    PC PC(
        .clk(clk),
        .rst(rst),
        .en(~stall),
        .pc_input(pc_input),
        .pc(pc)
    );
    //instruction memory
    wire [31:0] instruction;
    instruction_mem instruction_mem(
        .a(pc[9:2]),
        .spo(instruction)
    );
    always@(posedge clk or posedge rst)begin
        if(rst | flush)begin
             IF_ID_pc <= 0;</pre>
             IF_ID_pc_plus4 <= 0;</pre>
             IF_ID_instruction <= 0;</pre>
        end
        else if(~stall)begin
             IF_ID_pc <= pc;</pre>
             IF_ID_pc_plus4 <= pc + 4;</pre>
             IF_ID_instruction <= instruction;</pre>
        end
    end
//ID stage
    //register file
    wire [4:0] reg_addr1;
    wire [4:0] reg_addr2;
    wire [31:0] reg_data1;
    wire [31:0] reg_data2;
    register_file register_file(
        .clk(clk),
```

```
.rst(rst),
    .read_register1(reg_addr1),
    .read_register2(reg_addr2),
    .write_register(MEM_WB_reg_w_addr),
    .write_data(MEM_WB_reg_w_data),
    .read_data1(reg_data1),
    .read_data2(reg_data2),
    .debug_register(m_rf_addr[4:0]),
    .debug_register_data(rf_data)
);
//imm
wire [31:0] Imm;
imme imme(.inst(IF_ID_instruction),.imme(Imm));
//branch
wire [1:0] branch_type;
wire [31:0] branch_input1;
wire [31:0] branch_input2;
wire branch_signal;
branch branch(
    .branch_type(branch_type),
    .input1(branch_input1),
    .input2(branch_input2),
    .branch_signal(branch_signal)
);
//decode
wire [4:0] reg_write_addr;
wire [1:0] reg_write_sel;
wire mem_write;
wire [1:0] alu_a_sel;
wire [1:0] alu_b_sel;
wire [2:0] alu_opcode;
wire is_r1_ID_needed;
wire is_r2_ID_needed;
wire is_r1_EX_needed;
wire is_r2_EX_needed;
wire is_r2_MEM_needed;
wire is_jal;
wire is_jalr;
wire is_branch;
decode decode(
    .instruction(IF_ID_instruction),
    .reg_addr1(reg_addr1),
    .reg_addr2(reg_addr2),
    .reg_write_addr(reg_write_addr),
    .reg_write_sel(reg_write_sel),
```

```
.mem_write(mem_write),
    .alu_a_sel(alu_a_sel),
    .alu_b_sel(alu_b_sel),
    .alu_opcode(alu_opcode),
    .is_r1_ID_needed(is_r1_ID_needed),
    .is_r2_ID_needed(is_r2_ID_needed),
    .is_r1_EX_needed(is_r1_EX_needed),
    .is_r2_EX_needed(is_r2_EX_needed),
    .is_r2_MEM_needed(is_r2_MEM_needed),
    .is_jal(is_jal),
    .is_jalr(is_jalr),
    .is_branch(is_branch),
    .branch_type(branch_type)
);
//hazerds detection
wire [1:0] id_ex_alu_a_sel;
wire [1:0] id_ex_alu_b_sel;
wire [1:0] id_ex_sw_r2_sel;
wire id_ex_mem_write_sel;
wire [31:0] jalr_reg;
hazerd_detection hazerd_detection(
    .ID_EX_reg_w_addr(ID_EX_reg_w_addr),
    .EX_MEM_reg_w_addr(EX_MEM_reg_w_addr),
    .ID_EX_reg_write_sel(ID_EX_reg_write_sel),
    .EX_MEM_reg_write_sel(EX_MEM_reg_write_sel),
    .reg_addr1(reg_addr1),
    .reg_addr2(reg_addr2),
    .is_r1_ID_needed(is_r1_ID_needed),
    .is_r2_ID_needed(is_r2_ID_needed),
    .is_r1_EX_needed(is_r1_EX_needed),
    .is_r2_EX_needed(is_r2_EX_needed),
    .is_r2_MEM_needed(is_r2_MEM_needed),
    .alu_a_sel(alu_a_sel),
    .alu_b_sel(alu_b_sel),
    .is_branch(is_branch),
    .is_jump(is_jal | is_jalr),
    .branch_signal(branch_signal),
    .reg_data1(reg_data1),
    .reg_data2(reg_data2),
    .EX_MEM_alu_result(EX_MEM_alu_result),
    .ID_EX_alu_a_sel(id_ex_alu_a_sel),
    .ID_EX_alu_b_sel(id_ex_alu_b_sel),
    .ID_EX_sw_r2_sel(id_ex_sw_r2_sel),
    .branch_input1(branch_input1),
    .branch_input2(branch_input2),
    .jalr_reg(jalr_reg),
    .ID_EX_mem_write_sel(id_ex_mem_write_sel),
    .stall(stall),
```

```
.flush(flush)
);
//pc
always@(*)begin
     if((is_branch & branch_signal) | is_jal)
         pc_input = IF_ID_pc + Imm;
    else if(is_jalr)
         pc_input = jalr_reg + Imm;
    else
         pc_iput = pc + 4;
end
//ID->EX
always@(posedge clk or posedge rst)begin
     if(rst | stall)begin
         ID_EX_pc <= 0;</pre>
         ID_EX_pc_plus4 <= 0;</pre>
         ID_EX_reg1 <= 0;</pre>
         ID_EX_reg2 <= 0;
         ID_EX_imm <= 0;</pre>
         ID_EX_reg_w_addr <= 0;</pre>
         ID_EX_reg_write_sel <= 0;</pre>
         ID_EX_alu_a_sel <= 0;</pre>
         ID_EX_alu_b_sel <= 0;</pre>
         ID_EX_alu_opcode <= 0;</pre>
         ID_EX_mem_write_sel <= 0;</pre>
         ID_EX_mem_write <= 0;</pre>
         ID_EX_sw_r2_sel <= 0;</pre>
    end
    else begin
         ID_EX_pc <= IF_ID_pc;</pre>
         ID_EX_pc_plus4 <= IF_ID_pc_plus4;</pre>
         ID_EX_reg1 <= reg_data1;</pre>
         ID_EX_reg2 <= reg_data2;</pre>
         ID_EX_imm <= Imm;</pre>
         ID_EX_reg_w_addr <= reg_write_addr;</pre>
         ID_EX_reg_write_sel <= reg_write_sel;</pre>
         ID_EX_alu_a_sel <= id_ex_alu_a_sel;</pre>
         ID_EX_alu_b_sel <= id_ex_alu_b_sel;</pre>
         ID_EX_alu_opcode <= alu_opcode;</pre>
         ID_EX_mem_write_sel <= id_ex_mem_write_sel;</pre>
         ID_EX_mem_write <= mem_write;</pre>
         ID_EX_sw_r2_sel <= id_ex_sw_r2_sel;</pre>
    end
end
```

```
//alu
reg [31:0] operant1;
reg [31:0] operant2;
wire [31:0] alu_result;
alu alu(
    .operant1(operant1),
    .operant2(operant2),
    .operation_code(ID_EX_alu_opcode),
    .result(alu_result)
);
always@(*)begin
    case(ID_EX_alu_a_sel)
    2'h0:operant1 = ID_EX_reg1;
    2'h1:operant1 = ID_EX_pc;
    2'h2:operant1 = EX_MEM_alu_result;
    2'h3:operant1 = MEM_WB_reg_w_data;
    endcase
end
always@(*)begin
    case(ID_EX_alu_b_sel)
    2'h0:operant2 = ID_EX_reg2;
    2'h1:operant2 = ID_EX_imm;
    2'h2:operant2 = EX_MEM_alu_result;
    2'h3:operant2 = MEM_WB_reg_w_data;
    endcase
end
//EX->MEM
always@(posedge clk or posedge rst)begin
    if(rst)begin
         EX_MEM_pc_plus4 <= 0;</pre>
         EX_MEM_alu_result <= 0;</pre>
         EX_MEM_data_mem_data <= 0;</pre>
         EX_MEM_reg_w_addr <= 0;</pre>
         EX_MEM_reg_write_sel <= 0;</pre>
         EX_MEM_mem_write_sel <= 0;</pre>
         EX_MEM_mem_write <= 0;</pre>
    end
    else begin
         EX_MEM_pc_plus4 <= ID_EX_pc_plus4;</pre>
         EX_MEM_alu_result <= alu_result;</pre>
         case(ID_EX_sw_r2_sel)
         2'h0:EX_MEM_data_mem_data <= ID_EX_reg2;</pre>
         2'h1:EX_MEM_data_mem_data <= EX_MEM_alu_result;</pre>
         2'h2:EX_MEM_data_mem_data <= MEM_WB_reg_w_data;
         default::
```

```
endcase
             EX_MEM_reg_w_addr <= ID_EX_reg_w_addr;</pre>
             EX_MEM_reg_write_sel <= ID_EX_reg_write_sel;</pre>
             EX_MEM_mem_write_sel <= ID_EX_mem_write_sel;</pre>
             EX_MEM_mem_write <= ID_EX_mem_write;</pre>
        end
    end
//MEM stage
    //data memory
    wire [31:0] write_data = EX_MEM_mem_write_sel ? MEM_WB_reg_w_data :
EX_MEM_data_mem_data;
    wire [31:0] read_data;
    data_io_memory data_io_memory(
        .clk(clk),
        .write_enable(EX_MEM_mem_write),
        .addr(EX_MEM_alu_result),
        .write_data(write_data),
        .read_data(read_data),
        .io_we(io_we),
        .io_addr(io_addr),
        .io_dout(io_dout),
        .io_din(io_din),
        .m_rf_addr(m_rf_addr),
        .m_data(m_data)
    );
    always@(posedge clk or posedge rst)begin
        if(rst)begin
            MEM_WB_reg_w_data <= 0;</pre>
             MEM_WB_reg_w_addr <= 0;</pre>
        end
        else begin
             case(EX_MEM_reg_write_sel)
             2'h0:MEM_WB_reg_w_data <= EX_MEM_alu_result;
             2'h1:MEM_WB_reg_w_data <= EX_MEM_pc_plus4;
             2'h2:MEM_WB_reg_w_data <= read_data;</pre>
             default:MEM_WB_reg_w_data <= 0;</pre>
             endcase
            MEM_WB_reg_w_addr <= EX_MEM_reg_w_addr;</pre>
        end
    end
//output modules
    assign pcd = IF_ID_pc;
    assign ir = IF_ID_instruction;
    assign pcin = pc_input;
    assign pce = ID_EX_pc;
```

```
assign a = ID_EX_reg1;
    assign b = ID_EX_reg2;
    assign imm = ID_EX_imm;
    assign rd = ID_EX_reg_w_addr;
    assign ctrl = {stall,stall,(~stall &
flush),flush,2'b0,ID_EX_alu_a_sel,2'b0,ID_EX_alu_b_sel,1'b0,(ID_EX_reg_w_addr !=
5'h0),ID_EX_reg_write_sel,2'b0,(ID_EX_reg_write_sel ==
2'h2), ID_EX_mem_write, 2'b0, (is_jal | is_jalr), (is_branch &
branch_signal),2'b0,alu_a_sel[0],alu_b_sel[0],ID_EX_alu_opcode};
    assign y = EX_MEM_alu_result;
    assign bm = EX_MEM_mem_write_sel ? MEM_WB_reg_w_data : EX_MEM_data_mem_data;
    assign rdm = EX_MEM_reg_w_addr;
    assign ctrlm =
{26'b0,EX_MEM_reg_write_sel,2'b0,EX_MEM_mem_write,EX_MEM_mem_write_sel};
    always@(posedge clk or posedge rst)begin
        if(rst)begin
            yw <= 0;
            mdr <= 0;
        end
        else begin
            yw <= (EX_MEM_reg_write_sel == 2'h0) ? EX_MEM_alu_result :</pre>
EX_MEM_pc_plus4;
            mdr <= read_data;</pre>
        end
    end
    assign rdw = MEM_WB_reg_w_addr;
    assign ctrlw = {31'b0,(MEM_WB_reg_w_addr != 5'h0)};
endmodule
```

・cpu功能仿真

运行使用的汇编代码

```
Branch1: lw t1, data2
    jalr t1,t1,44
                      #t1 = 0x3028 //ID jump data hazards stalling and
forwarding from MEM/WB and flush
    add t4, t4, t4
    lw t1,data1
    sw t1,4(zero).
                    #data2 = 0xd //MEM data hazards forwarding
    and t1, t4, t3
                        #t1 = 0x8
    andi t1,t4,7
                        #t1 = 0x5
                       \#t1 = 0x1f
    or t1,t4,t3
    ori t1,t4,2
                        \#t1 = 0xf
    xor t1, t4, t3
                       \#t1 = 0 \times 17
    xori t1,t4,2
                       \#t1 = 0xf
    srli t1,t3,1
                        #t1 = 0xd
    slli t1,t4,1
                       \#t1 = 0x1a
    addi t2, zero, 1
    srl t1,t3,t2
                       #t1 = 0xd
    sll t1, t4, t2
                       #t1 = 0x1a
    blt zero,t2,Branch2
                           #branch taken
    add t4, t4, t4
Branch2:bge t2,zero,Branch3 #branch taken
    add t4, t4, t4
Branch3:bne t2,zero,Branch4 #branch taken
    add t4, t4, t4
Branch4: jal t1, Jump
    add t4, t4, t4
Jump:
```


rars 生成的代码

add t4, t4, t4

流水线执行图

																		Lai	5 pipe	line g	graph																						
		10	20	30	40	50	60	70	80	90	100	110	120	130	140	150	160	17	0 180	19	90 2	200	210	220	230	240	250	260	270	280	290	300	310	320	330	340	350	360	370	380	390	400	410
3000	auipc x6,0xffffffd	IF	ID	EX	MEM	WB	П		П		Т									Т								П		П				П		П		Т	П	Т			
3004	lw x6,0(x6)		IF	ID	EX	мем	WB													T																			\Box	\top			
3008	addi x7,x6,0			IF	ID	•	EX	MEN	WB											T																	\Box		\Box	\top			
300C	add x28,x7,x6				IF		ID	EX	MEN	WB	\Box						Т	Г	\top	Т		П						П		П				П		П		П	П	Т			
3010	sub x29,x28,x7						IF	ID	EX	MEN	WB									T																				\top			
3014	beq x29,x7,0x00000008							IF		ID	EX	MEM	WB					Г	\top	Т								П										П	\Box	\Box			
3018	add x29,x29,x29									IF	NOP	NOP	NOP	NOP				Г	\top	Т																		П	\Box	\Box			
301C	auipc x6,0xffffffd										IF	ID	EX	MEM	WB			Г		Т																		П	\Box	\Box			
3020	lw x6,0xffffffe8(x6)										\Box	IF	ID	EX	MEM	WB		Г		Т																		П	\Box	\Box			
3024	jalr x6,x6,0x0000002c										\Box		IF			ID	EX	ME	M WE	Т																		П	\Box	\Box			
3028	add x29,x29,x29										\Box					IF	NOP	NC	P NO	P NO	ЮР																	Т	П	\Box			
302C	auipc x6,0xffffffd										\Box						IF	IE	EX	ME	ем у	ΝB																Т	П	\Box			
3030	lw x6,0xffffffd4(x6)										\Box							IF	ID	E	EX M	IEM	WB															Т	П	\Box			
3034	sw x6,4(x0)																	Т	IF	-	ID I	EX	мем	WB													\Box	Т	Т	\top	\Box		П
3038	and x6,x29,x28										\top							Т			IF I	ID	EX	MEM	WB												\Box	\top	\Box	\top	\Box		П
303C	andi x6,x29,7																			Т		IF	ID	EX	MEM	WB																	
3040	or x6,x29,x28																			Т			IF	ID	EX	MEM	WB																
3044	ori x6,x29,2																			Т				IF	ID	EX	MEM	WB															
3048	xor x6,x29,x28																			Т					IF	ID	EX	MEN	WB														
304C	xori x6,x29,2																			Т						IF	ID	EX	MEN	WB													
3050	srli x6,x28,1																			Т							IF	ID	EX	MEN	WB												
3054	slli x6,x29,1																											IF	ID	EX	MEM	WB											
3058	addi x7,x0,1																												IF	ID	EX	MEM	WB										
305C	srl x6,x28,x7																			Т										IF	ID	EX	MEM	WB									
3060	sll x6,x29,x7																	Г		Т											IF	ID	EX	MEM	WB								
3064	blt x0,x7,0x00000008																	Г		Т												IF	ID	EX	MEN	WB							
3068	add x29,x29,x29																	Г		Т													IF	NOP	NOP	NOP	NOP						
306C	bge x7,x0,0x00000008																	Г		Т														IF	ID	EX	MEM	WB					
3070	add x29,x29,x29																					T													IF	NOP	NOP	NOP	NOP				П
3074	bne x7,x0,0x00000008																	Г		Т																IF	ID	EX	MEM	/I WB			
3078	add x29,x29,x29																					T															IF	NOP	NOP	NOP	NOP		П
307C	jal x6,0x00000008																																					IF	ID	EX	MEM	WB	П
3080	add x29,x29,x29																	T		T																		T	IF	NOP	NOP	NOP	NOP

仿真结果



·测试I/O版斐波拉契数列

测试代码由群文件提供。

设计文件(其中pdu为群文件提供的模块)

```
module top(
    input clk,rst, //clk,sw7
                      //sw6
    input run,
                    //button
    input step,
    input valid,
                     //sw5
    input [4:0] in, //sw4-0
    output [1:0] check, //led6-5
    output [4:0] out0, //led4-0
    output [2:0] an,  //an
   output [3:0] seg, //seg
   output ready //led7
):
wire cpu clk;
wire [7:0] io_addr;
wire [31:0] io_dout;
wire io we;
wire [31:0] io_din;
wire [7:0] m_rf_addr;
wire [31:0] rf_data;
wire [31:0] m_data;
wire [31:0] pc;
wire [31:0] pcd;
wire [31:0] ir;
wire [31:0] pcin;
wire [31:0] pce;
wire [31:0] a;
wire [31:0] b;
wire [31:0] imm;
wire [4:0] rd;
wire [31:0] ctrl;
wire [31:0] y;
wire [31:0] bm;
wire [4:0] rdm;
wire [31:0] ctrlm;
wire [31:0] yw;
wire [31:0] mdr;
wire [4:0] rdw;
wire [31:0] ctrlw;
```

cpu cpu(


```
.clk(cpu_clk),
    .rst(rst),
    .io_addr(io_addr),
    .io_dout(io_dout),
    .io_we(io_we),
    .io_din(io_din),
    .m_rf_addr(m_rf_addr),
    .rf_data(rf_data),
    .m_data(m_data),
    .pc(pc),
    .pcd(pcd),
    .ir(ir),
    .pcin(pcin),
    .pce(pce),
    .a(a),
    .b(b),
    .imm(imm),
    .rd(rd),
    .ctrl(ctrl),
    .y(y),
    .bm(bm),
    . rdm(rdm),
    .ctrlm(ctrlm),
    .yw(yw),
    .mdr(mdr),
    . rdw(rdw),
    .ctrlw(ctrlw)
);
pdu pdu(
    .clk(clk),
    .rst(rst),
    .run(run),
    .step(step),
    .clk_cpu(cpu_clk),
    .valid(valid),
    .in(in),
    .check(check),
    .out0(out0),
    .an(an),
    .seg(seg),
    . ready(ready),
    .io_addr(io_addr),
    .io_dout(io_dout),
    .io_we(io_we),
    .io_din(io_din),
    .m_rf_addr(m_rf_addr),
    .rf_data(rf_data),
    .m_data(m_data),
```


```
.pc(pc),
    .pcd(pcd),
    .ir(ir),
    .pcin(pcin),
    .pce(pce),
    .a(a),
    .b(b),
    .imm(imm),
    .rd(rd),
    .ctrl(ctrl),
    .y(y),
    .bm(bm),
    .rdm(rdm),
    .ctrlm(ctrlm),
    .yw(yw),
    .mdr(mdr),
    . rdw(rdw),
    .ctrlw(ctrlw)
);
```

endmodule


运行结果


(前两项分别输入1,2)






当停止运行时数据内存的状态







总结与思考

- 通过本次试验我更深入的了解了risc指令集下的流水线cpu的实现以及需要注意的事项。
- 本次试验难易程适中。
- 本次试验任务量适中。