SPARC64[™] VIIIfx: Fujitsu's New Generation Octo Core Processor for PETA Scale computing

August 25, 2009

Takumi Maruyama

LSI Development Division Next Generation Technical Computing Unit Fujitsu Limited

Fujitsu Processor Development Tr=760M **Features** CMOS Cu / 45nm SPARC64 **HPC-ACE System On Chip** VIIIfx Tr=600M CMOS Cu UNIX SPARC64™ 65nm Hardware Barrier **Processor** Tr=540M CMOS Cu90nm Tr=400M Multi-core / Multi-thread Maintrame CMOS Cu SPARC64 L2\$ on Die Tr=190M **GS21 Non-Blocking \$** CMOS Cu SPARC64 130nm **O-O-O Execution** SPARC64 Tr=30M Super-Scalar CMOS Cu 180nm / 150nm SPARC64 Tr=500M Single-chip CPU CMOS Cu **GS21** 90nm **Store Ahead** Tr=190M CMOS Cu **Branch History** GS8900 130nm **Prefetch** 1r=46M GS8800B CMOS Cu SPARC64 **Mainframe** \$ ECC GS8800 180nm SPARC64 Register/ALU Parity Tr=30M **Instruction Retry** CMOS AI 250nm / 220nm Tr=10M **\$ Dynamic Degradation** CMOS AI RC/RT/History 350nm

~1995

1996

~1997

High

Performance

Technology

~1999

2000

~2003

1998

2008~

2004

~2007

SPARC64™ VIIIfx Design Target

- Processor for Fujitsu's supercomputer for the peta-scale computing age, which realizes both high performance and low power
 - Unachievable goal with conventional processor design
 - More GF (Giga Flops)
 - More Efficiency
 - No more high frequency
 - Large ISA (Instruction Set Architecture) extension is required

Focus of this presentation

- High Integration: SoC (System On Chip)
- High Reliability
- ♦ Reuse SPARC64TM VII design when applicable


HPC-ACE

(High Performance Computing - Arithmetic Computational Extensions)

- ◆ ISA (Instruction Set Architecture) of SPARC64VIIIfx is:
 - Complies with
 - The SPARC-V9 standard
 - JPS (Joint Programmer's Specification): Extension to SPARC-V9
 - HPC-ACE: Fujitsu's unique ISA extension for HPC
 - Large register sets
 - SIMD (single instruction multiple data) instructions
 - etc
- ◆ You can download SPARC64TM VIIIfx ISA documents from http://jp.fujitsu.com/solutions/hpc/brochures/
 - The SPARC® Architecture Manual Version 9
 - SPARC® Joint Programming Specification (JPS1): Commonality
 - SPARC64 VIIIfx Extensions


Large register sets 1/2

- Register enhancements from V9
 - 32→64 INT registers
 - 32→256 FP registers (DP)
 - Lower 32 registers are the same with SPARC-V9's.
 - FP registers are "flat". Extended FP registers can be accessed with non-SIMD instruction as well.
- Why needed
 - To extract more parallelism currently limited by the number of Arch registers.
 - Reduce spill/fill overhead



Large register sets 2/2


- Instruction format for 256 FP registers
 - 8 bit x 4 (3 read +1 write) register number fields are necessary for FMA (Floating-point Multiply and Add) instruction.
 - But SPARC-V9 instruction length is limited (32bits fixed)
- Defined a new prefix instruction (SXAR) to specify upper-3bit of register numbers of the following two instructions.
- SXAR (Set XAR) instruction
 - XAR: Extended Arithmetic Register
 - Set by the SXAR instruction
 - Valid bit is cleared once the corresponding subsequent instruction gets executed.



SIMD

- SIMD FP operation
 - 1 SIMD FP instruction executes two SP or DP floating-point operations
- SIMD Load/Store
 - 1 SIMD load/store instruction accesses two contiguous SP or DP data in memory
 - Data alignment requirement for SIMD-load (DP) is 8 byte rather than usual 16byte.
 - Combine two independent FP operation into one with the Flat FP registers
- SXAR instruction
 - Specifies SIMD operation of the subsequent two instructions.
 - No new opcode is required for SIMD operation
- More SW optimization possibility with SIMD

16byte Load x2



Conventional SIMD usage SIMD-Load (Src1) SIMD-Load (Src2) SIMD-FP SIMD-Store (Dst) Combine two FP ops with SIMD Load (Src1-A) Load (Src1-B) Load (Src2-A) Load (Src2-B) SIMD-FP Store (Dst-A) Store (Dst-B)

FP Trigonometric Functions

- Instructions for fast Trigonometric Function calculation
- ◆Taylor series approximation of sin (x)

- New instruction ftrimadde
 - Function: rs1 × abs(rs2) + T[index] → rd
 - Usage:


```
ftrimaddd S, X^2, 7, S # S * X^2 - 1/15! \rightarrow S ftrimaddd S, X^2, 6, S # S * X^2 + 1/13! \rightarrow S ftrimaddd S, X^2, 5, S # S * X^2 - 1/11! \rightarrow S ftrimaddd S, X^2, 4, S # S * X^2 + 1/9! \rightarrow S ftrimaddd S, X^2, 3, S # S * X^2 - 1/7! \rightarrow S ftrimaddd S, X^2, 2, S # S * X^2 + 1/5! \rightarrow S ftrimaddd S, X^2, 1, S # S * X^2 - 1/3! \rightarrow S ftrimaddd S, X^2, 1, S # S * X^2 - 1/3! \rightarrow S ftrimaddd S, X^2, 1, S # S * X^2 - 1/3! \rightarrow S ftrimaddd S, X^2, 1, S # S * X^2 - 1/3! \rightarrow S
```

Software controlled Cache

- Give SW to ability to control cache to optimize performance while keeping cache coherency
- Divide Cache into 2 groups (sectors)
 - SXAR instruction specifies the sector
 - sector 0: Instruction fetch / normal operand access (default)
 - sector 1: operand access explicitly specified by SXAR
 - Sector cache configuration register
 Specifies the ratio of sector 0 and 1 at the same index
- HW Implementation
 - Keep sector info of each cache line.
 - Select the way to be replaced to meet the sector ratio on cache misses
- → SW specifies a sector depending on temporal and spatial locality of data


L2 Cache structure

Ex) Sector0:Sector1=30%:70%



Other HPC-ACE features

- Conditional operation
 - For efficient execution of Loop with 'if'
 - Conditional branch can be removed with the following conditional instructions.
 - FP Conditional Compare to Register
 - Move Selected FP-register on FP-register's condition
 - Store FP-register on FP-register's condition
 - Compiler can optimize the loop with SW pipeline
- FP Reciprocal Approximation of Divide/Square-root
 - Calculate reciprocal approximation with rounding error < 1/256
 - To achieve higher divide/square-root performance with pipelined operation
- ◆ FP Minimum and Maximum




```
Usage:
# %f2 / %f10 → %f0
frcpad %f10, %f6
fmuld %f2, %f6, %f2
fnmsubd %f6, %f10, 1.0, %f6
fmuld %f6, %f6, %f0
fmaddd %f6, %f6, %f6, %f4
fmaddd %f0, %f0, %f6, %f0
fmaddd %f4, %f2, %f2, %f4
fmaddd %f0, %f4, %f2, %f2, %f4
```


Integrated Multicore Parallel Architecture

- ◆ SPARC64[™] VIIIfx HW
 - HPC-ACE
 - Shared L2 cache to avoid false sharing
 - Hardware barrier for fast inter-core synchronization
- Fujitsu's compiler technology
 - Automatic parallelization


Conventional Scalar




SPARC64™ VIIIfx



More possibility of optimization:
Parallelize the innermost loop



SPARC64TM VIIIfx Chip Overview



Architecture Features

- 8 cores
- Shared 5 MB L2\$
- Embedded Memory Controller
- 2 GHz

Fujitsu 45nm CMOS

- 22.7mm x 22.6mm
- 760M transistors
- 1271 signal pins


Performance (peak)

- 128GFlops
- 64GB/s memory throughput

Power


- 58W (TYP, 30°C)
- Water Cooling Low leakage power and High reliability

SPARC64TM VIIIfx Core spec




Instruction Set Architecture	SPARC-V9/JPS + HPC-ACE	
#FP-operations per clock	8 (= 4 Floating Multiply and Add)	
Execution units	<integer></integer>	<floating-point></floating-point>
	ALU x2	FMA x4 (2SIMD)
	SHIFT x2	COMPARE x2
	MULT x1	
	DIVIDE x1	DIVIDE x2
	AGEN x2	VIS x1
#Registers	188 (GPR) 32 (GUB)	256 (FPR) 48 x2 (FUB)
L1\$	L1I\$ 32KB/2way L1D\$ 32KB/2way	

SPARC64TM VII Pipeline





SPARC64TM VIIIfx Pipeline




Changes in the pipeline

- Issue stage
 - Added "PD" stage to handle SXAR
 - 6-instructions packed into 4 at "PD"
 - An CSE entry is assigned at "D"
 - The packed instructions have
 - Extended register fields
 - SIMD operation attributes
 - 4 packed (=6 unpacked) instructions can be committed at the same time.
- Execution Stage
 - "B" stage has been split into two for flat Floating-point Register access






Performance Results – Core SPARC64™ VIIIfx@2.0GHz



→ SPARC64TM VIIIfx realizes much higher core performance than SPARC64TM VII thanks to HPC-ACE despite its lower frequency

Performance Results – Chip SPARC64TM VIIIfx@2.0GHz




- → SPARC64TM VIIIfx shows about x 2.5 performance of SPARC64TM VII
 - Stall time due to the execution unit busy has been reduced dramatically.
- → Expect x 3 performance with further compiler optimization

SPARC64™ History and Future

Evolution rather than revolution

Peak Performance & Power



■ SPARC64TM V (1 core)

- RAS
- Single thread performance
- SPARC64TM VI (2 core x 2 VMT)
 - Throughput
- SPARC64TM VII (4 core x 2 SMT)
 - More Throughput
 - High Performance Computing



■SPARC64TM VIIIfx (8 core)

- High Performance Computing
- Low Power
- SoC

SPARC64TM VIIIfx Summary

- ◆ SPARC64TM VIIIfx has been designed to be used for Fujitsu's supercomputer for the PETA-scale computing age.
- HPC-ACE instruction sets overcomes the limitation of conventional SPARC-V9 architecture.
- ◆ SPARC64TM VIIIfx has combined high performance and low power.
- ◆ SPARC64TM VIIIfx chip is up and running in the lab.
- ◆ Fujitsu will continue to develop SPARC64TM series to meet the needs of a new era.

Abbreviations

SPARC64TM VIIIfx

- IB: Instruction Buffer
- RSA: Reservation Station for Address generation
- RSE: Reservation Station for Execution
- RSF: Reservation Station for Floating-point
- RSBR: Reservation Station for Branch
- Gub: General Update Buffer
- FUB: Floating point Update Buffer
- GPR: General Purpose Register
- FPR: Floating Point Register
- CSE: Commit Stack Entry