INVENTRA

THE INTELLIGENT APPROACH TO INTELLECTUAL PROPERTY

M320C25 DIGITAL SIGNAL PROCESSOR


OVERVIEW

The M320C25 is a highly-efficient 16-bit digital signal processor with separate Data and Program memory, each of which may be up to 64K words. It has a 16 -bit shifter, a 16 x 16 bit parallel multiplier and a 32-bit

ALU/accumulator. It also offers a 16-bit timer, eight auxiliary registers, an eight-level hardware stack, sixteen I/O addresses, and a 8/16-bit serial port.

The design is pipelined for speed of operation. It also offers an Idle mode in which internal clocks are disabled to reduce power consumption.

BLOCK DIAGRAM



KEY FEATURES

- Software compatible with TI 320C25
- 32-bit ALU/Accumulator
- 16 x 16 Parallel Multiplier
- 16-bit Shifter
- Up to 64K words each of Program memory and Data memory
- Up to 16 I/O addresses
- Instruction times fully compatible with industry standard 320C25
- 16-bit Timer
- Serial Port

DELIVERABLES

- Verilog source code
- VHDL source code
- Synthesis script for Design Compiler
- Verilog & VHDL test vectors
- Reference technology netlist

PERFORMANCE

The M320C25 offers high performance digital signal processing through features such as single-cycle multiply and accumulate instructions, an eight-level hardware stack, eight auxiliary registers and a dedicated arithmetic unit.

The M320C25 has been proven to wo $\,$ rk at clock rates of up to 60MHz in 1 $\,\mu$ technology, with the serial controller working at over 7MHz.

PROGRAM MEMORY

The M320C25 supports up to 4K words of internal (on-chip) program memory and up to 64K words of external program memory.

The M320C25 contains no RAM or ROM but provides functional interconnect signals for connecting to RAM blocks. If internal program memory is required, a single port RAM (or ROM) block of up to 4K x 16 may be connected to the M320C25. Alternatively, a 256x16 block of internal data RAM may be configured as program memory.

The use of RAM rather than ROM allows the user to download program code from slow external ROM. The use of internal data RAM as program memory will give fast context switching.

DATA MEMORY

The M320C25 supports up to 544 words of internal data memory and up to 64K words of external data memory.

If internal data memory is required, this can be provided by adding 1, 2 or 3 blocks of dual port RAM may be connected to the M320C25. Blocks 0 and 1 can be up to 256 x 16; Block 2 can be up to 32 x 16.

The external data memory can be of three types: 'Local'; I/O selected; and 'Global'. Local memory is exclusive to the M320C25 but Global memory can be shared with other devices, allowing cooperative processing with other digital signal processors.

POWER-SAVING MODES

The M320C25 offers two power-saving modes, Idle and Hold. In Idle mode, all internal states are maintained. In Hold mode, the address bus and control signals are all 3 -stated.

For very low power use, LOWPOW may be used during Idle mode to disable the external clocks CKQ1-4. The control lines and the address bus remain active, but the data bus is high impedance.

REFERENCE TECHNOLOGY GATE COUNT: 25000

Corporate Headquarters Mentor Graphics Corporation 8005 S.W. Boeckman Road Wilsonville, OR 97070-7777 U.S.A.

U.S.A. Phone: 503-685-7000 Fax: 503-685-1202 General Information Mentor Graphics Corporation P.O. Box 5050 Wilsonville, OR 97070-5050

U.S.A. Phone: 800-547-3000 Phone: 503-685-8000 Fax: 503-685-8001 European Headquarters Mentor Graphics Corporation 49 Avenue de l'Europe BP22 78142-Velizy Cedex France

Phone: 33-1-30-67-18-18 Fax: 33-1-34-65-19-44 Pacific Rim Headquarters
Mentor Graphics Singapore PTE Ltd.
51 Science Park Drive
The Faraday

The Faraday Singapore Science Park Singapore 118231 Phone: 65-779-0075 Fax: 65-870-2799 Japanese Headquarters Mentor Graphics Japan Co., Ltd. Gotenyama Hills 7-35, Kita-Shinagawa 4-chome Shinagawa-Ku, Tokyo 140 Japan

Phone: 81-3-5488-3030 Fax: 81-3-5488-3031

All trademarks mentioned in this document are trademarks of their respective owners. The Power to Create is a trademark of Mentor Graphics Corporation.

Copyright 1997, Mentor Graphics Corporation.



The Power to Create

http://www.mentorg.com/inventra

8/97 PD-40043-FO

The M320C25 has 205 external signals; 102 inputs and 103 outputs.

DSP INPUTS

Reset, active low

Select Hold mode

Branch control

Mode select

DSP OUTPUTS

I/O select, active low

Data bus output

External flag

FUNCTIONAL INTERCONNECT SIGNALS

Program memory data

Program memory address

Read Not Write select

Bus request, active low

Hold acknowledge, active low

Interrupt acknowledge, active low

Instruction cycle phase indicators

Serial port transmit data output (+Enable)

Used in Idle mode to disable CKQ1-4

Serial port transmit synch output (+Enable)

Program memory output enable, active low

Data memory block write strobes, active low

Program memory write strobe, active low

Data memory block enables, active low

Data memory read/write address

Data memory Block 0 data

Data memory Block 1 data

Data memory Block 2 data

Data memory Block 0 read address

Data memory Block 0 write address

Microstate complete, active low

Address bus

Data bus inputs

Data ready

DESCRIPTION

4-phase clock which is stopped in Idle mode

4-phase clock that runs continuously

Three external interrupts, active low

Serial port receive/transmit synchronisation

Only used during scan test

Serial port receive/transmit

Serial port receive data input

Data memory select, active low

Program memory select, active low

External bus cycle strobe, active low

Data bus 3-state enable, active low

Control signal 3-state enable, active low

SIGNAL DESCRIPTION

TYPE

Input

Output

Input

Output

Output

Output

Output

Output

Output

Output

Output

Input

Input

Input

The functional interconnect signals allow the end user to choose the appropriate memory blocks for each implementation and to configure internal

SIGNAL

CKQ[4:1]

CCKQ[4:1]

NRS

DI[15:0]

READY

NHOLD

NBIO

NINT[2:0]

NTEST

MPNMC

CLKR, CLKX

DR

FSR, FSXI

A[15:0]

NDS

NPS

NIS

RNW

NSTRB

NHLZ

OD[15:0]

NDEN

NBR

NHLDA

NIACK

NMSC

XF

CLKOUT1.2

DX

FSXO

LOWPOW

MD[15:0]

MA[11:0]

NMOE

NMWE

NRDB[2:0]

NWRB[2:0]

RA[7:0],WA[7:0]

BZRA[7:0]

BZWA[7:0]

BZD[15:0]

BOD[15:0]

BTD[15:0]

program memory as RAM.