Vector Extensions to the MIPS-IV Instruction Set Architecture (The V-IRAM Architecture Manual) Revision 3.7.5

David Martin

March 4, 2000

Contents

1	Vect	for Architectural State	11
	1.1	Overview	11
	1.2	Vector Control Registers	11
	1.3	Vector Scalar Registers	11
	1.4	Vector Flag Registers	12
	1.5	Number of Virtual Processors	12
	1.6	Virtual Processor Width	12
2	Inst	ruction Set	19
	2.1	Open Questions	19
	2.2	Data Types	19
	2.3	Vector Operations	19
	2.4	Flag Register Use	20
	2.5	Memory Consistency	20
	2.6	Exception Model	20
	2.7	Speculative Execution	20
	2.8	Assembly Language	20
	2.9	Instructions	21
		2.9.1 Vector Integer Arithmetic Instructions	21
		2.9.2 Vector Logical Instructions	21
		2.9.3 Vector Floating-Point Arithmetic Instructions	23
		2.9.4 Vector Floating-Point Convert Instructions	23

	2.9.5 Vector Fixed-Point Arithmetic Instructions	23
	2.9.6 Vector Logical Flag Instructions	24
	2.9.7 Flag Processing Instructions	24
	2.9.8 Vector Processing Instructions	25
	2.9.9 Vector Memory Instructions	25
	2.9.10 Coprocessor Interface Instructions	26
	2.9.11 Miscellaneous Vector Instructions	26
	2.9.12 Miscellaneous Kernel Vector Instructions	26
A	Instruction Formats	45
В	Instruction Definitions	47
	CFC2 — Control From Coprocessor 2	48
	CTC2 — Control To Coprocessor 2	49
	MTC2 — Move To Coprocessor 2	50
	VABS — Vector Integer Absolute Value	51
	VABS.fmt — Vector Floating-Point Absolute Value	53
	VACOMMIT — Commit Speculative Arithmetic	56
	VADD — Signed Vector Integer Add	57
	VADD.U — Unsigned Vector Integer Add	59
	VADD.fmt — Vector Floating-Point Add	60
	VAND — Vector And	64
	VCEIL — Vector Floating-Point Ceiling	65
	VCIOTA — Vector Continuous Iota	70
	VCMP — Signed Vector Integer Compare	71
	VCMP.U — Unsigned Vector Integer Compare	73
	VCMP.fmt — Vector Floating-Point Compare	75
	VCOMPRESS — Vector Compress	79
	VCVT — Vector Convert	80
	VDIV — Signed Vector Integer Divide	91

VDIVU — Unsigned Vector Integer Divide
VDIV.fmt — Vector Floating-Point Divide
VEXPAND — Vector Expand
VEXT.SV — Signed Scalar-Vector Extract
VEXT.U.SV — Unsigned Scalar-Vector Extract
VEXT.VV — Vector-Vector Extract
VEXTHALF — Vector Extract Half
VHALF — Vector Half
VHALFDN — Vector Half Down
VHALFUP — Vector Half Up
VFAND — Vector Flag And
VFCLR — Vector Flag Clear
VFCLR8 — Vector Flag Clear 8
VFFF1 — Vector Flag Find First One
VFFL1 — Vector Flag Find Last One
VFINS — Scalar-Vector Insert
VFLD — Vector Flag Load
VFLOOR — Vector Floating-Point Floor
VFMF8 — Vector Flag Move From 8
VFMT8 — Vector Flag Move To 8
VFNOR — Vector Flag Nor
VFOR — Vector Flag Or
VFOR8 — Vector Flag Or 8
VFPOP — Vector Flag Population Count
VFLUSH — Flush Vector Unit
VFSET — Vector Flag Set
VFSETBF — Vector Flag Set Before First One
VFSETIF — Vector Flag Set Including First One
VESETOF — Vector Flag Set Only First One

VFST — Vector Flag Store
VFXOR — Vector Flag Xor
VINS.SV — Scalar-Vector Insert
VINS.VV — Vector-Vector Insert
VIOTA — Vector Iota
VLD — Unit Stride Signed Vector Load
VLD.U — Unit Stride Unsigned Vector Load
VLDS — Variable Stride Signed Vector Load
VLDS.U — Variable Stride Unsigned Vector Load
VLDX — Indexed Signed Vector Load
VLDX.U — Indexed Unsigned Vector Load
VMADD.fmt — Vector Floating-Point Multiply Add
VMAX — Signed Vector Integer Maximum
VMAX.U — Unsigned Vector Integer Maximum
VMCOMMIT — Commit Speculative Arithmetic
VMCTS — Vector Move Control To Scalar
VMERGE — Vector Merge
VMIN — Signed Vector Integer Minimum
VMIN.U — Unsigned Vector Integer Minimum
VMOD — Signed Vector Integer Modulus
VMODU — Unsigned Vector Integer Modulus
VMSTC — Vector Move Scalar To Control
VMSUB.fmt — Vector Floating-Point Multiply Subtract
VMUL.fmt — Vector Floating-Point Multiply
VMULHI — Vector Integer Multiply High
VMULHI.U — Vector Integer Multiply High
VMULLO — Vector Integer Multiply Low
VNEG.fmt — Vector Floating-Point Negate
VNMADD.fmt — Vector Floating-Point Negative Multiply Add

VNMSUB.fmt — Vector Floating-Point Negative Multiply Subtract
VNOR — Vector Nor
VOR — Vector Or
VRECIP.fmt — Vector Floating-Point Reciprocal
VROUND — Vector Floating-Point Round
VRSQRT.fmt — Vector Floating-Point Reciprocal Square Root
VRSYNC — Vector Register Sync
VSADD — Signed Saturating Add
VSADD.U — Unsigned Saturating Add
VSAT — Signed Vector Saturate
VSAT.SU — Signed to Unsigned Vector Saturate
VSAT.U — Unsigned Vector Saturate
VSATVL — Saturate Vector Length
VSLL — Vector Shift Left Logical
VSLS — Signed Saturating Left Shift
VSLS.U — Unsigned Saturating Left Shift
VSQRT.fmt — Vector Floating-Point Square Root
VSRA — Vector Arithmetic Right Shift
VSRL — Vector Shift Right Logical
VSRR — Signed Shift Right And Round
VSRR.U — Unsigned Shift Right And Round
VSSUB — Signed Saturating Subtract
VSSUB.U — Signed Saturating Subtract
VST — Unit Stride Vector Store
VSTS — Variable Stride Vector Store
VSTX — Unordered Indexed Vector Store
VSTXO — Ordered Indexed Vector Store
VSUB — Signed Vector Integer Subtract
VSUR II Unrigned Vector Integer Subtract

VSUB.fmt — Vector Floating-Point Subtract
VSYNC — Vector Sync
VTLBP — Vector TLB Probe
VTLBR — Vector TLB Read
VTLBWI — Vector TLB Write Indexed
VTLBWR — Vector TLB Write Random
VTRUNC — Vector Floating-Point Truncate
VXLMADD — Signed Multiply Add Lower Halves
VXLMADD.U — Unsigned Multiply Add Lower Halves
VXLMSUB — Signed Multiply Subtract Lower Halves
VXLMSUB.U — Unsigned Multiply Subtract Lower Halves
VXLMUL — Signed Multiply Lower Halves
VXLMUL.U — Unsigned Multiply Lower Halves
VXOR — Vector Xor
VXUMADD — Signed Multiply Add Upper Halves
VXUMADD.U — Unsigned Multiply Add Upper Halves
VXUMSUB — Signed Multiply Subtract Upper Halves
VXUMSUB.U — Unsigned Multiply Subtract Upper Halves
VXUMUL — Signed Multiply Upper Halves
VXUMUL.U — Unsigned Multiply Upper Halves

List of Figures

1.1	Vector Architectural State	14
1.2	Data and Flag Register Element Mappings	15
1.3	Vector Control Registers	16
1.4	Vector Flag Register Contents	17
2.1	IEEE Floating-Point Comparisions	22
2.2	The Vector Convert Instruction	23
2.3	Fixed-Point Rounding Modes	24
2.4	Vector Instruction Set Summary	27
2.5	Instruction Qualifiers	28
2.6	Signed Vector Integer Arithmetic Instructions	29
2.7	Unsigned Vector Integer Arithmetic Instructions	30
2.8	Vector Logical Instructions	31
2.9	Vector Floating-Point Instructions	32
2.10	Vector Floating-Point Convert Instructions	33
2.11	Signed Vector Fixed-Point Instructions	34
2.12	Unsigned Fixed-Point Instructions	35
2.13	Vector Flag Logical Instructions	36
2.14	Vector Flag Processing Instructions	37
2.15	Vector Processing Instructions I	38
2.16	Vector Processing Instructions II	39
2.17	Vector Load Instructions	40
2.18	Vector Store Instructions	41

10 LIST OF FIGURES

2.19	Coprocessor Interface Instructions	42
2.20	Miscellaneous Instructions	43
2.21	Miscellaneous Kernel-Mode Instructions	44

Chapter 1

Vector Architectural State

1.1 Overview

The vector architectural state is shown in Figure 1.1. A vector processor is a SIMD array of virtual processors (VP), where each VP has 32 data registers and 32 flag registers. The number of virtual processors is equal to the vector length (VL), which is never greater than the maximum vector length (MVL). MVL must be at least 16. A vector instruction performs the same operation on each VP in lockstep.

The VP width is set by the vector control register vc_{vpw} . MVL may be different for different VP widths, but the number of registers does not change. A register's contents are defined if and only if they are read and written with the same VP width.

Apart from the vector flag and data register files, there are two additional register files. The vector control register file is used in a variety of ways to control the operation of the vector unit (see Section 1.2). The vector scalar registers are used as source and destination registers for vector computations that require scalar sources and/or destinations.¹

1.2 Vector Control Registers

Figure 1.3 shows the contents of the 64 64-bit vector control registers. See the IRAM microarchitecture specification for a detailed description of these registers. Vector control register vinc0 is fixed at zero.

1.3 Vector Scalar Registers

There are 32 64-bit vector scalar registers. All are general purpose registers. Vector scalar register 0 is fixed at zero.

¹A vector architecture that was not constrained by a coprocessor interface would probably use the MIPS general purpose integer registers and floating-point registers for this purpose.

1.4 Vector Flag Registers

Figure 1.4 shows the conventional usage of the flag registers. Either vf_{mask0} or vf_{mask1} is used as a mask for nearly all vector operations.

NOTE: More detail coming soon. May flags are used for exception processing. Many may be used as general purpose registers.

1.5 Number of Virtual Processors

The number of active virtual processors is given by the contents of the vector length register vc_{v1} . The number of active VPs may vary anywhere between 0 and the implementation-defined maximum vector length, which is stored in the control register vc_{mv1} . The architecture defines a minimum maximum vector length. This value is chosen to mediate two opposing pressures:

- MVL should be small to enable minimal implementations.
- MVL should be large so that more loops with a known number of iterations do not need to be strip-mined.

The minimum MVL is 16.

1.6 Virtual Processor Width

The width of each VP is given by the virtual processor width register vc_{vpw} . Valid VP widths are 8, 16, 32, and 64 bits.² In order make maximal use of available hardware resources, an implementation should increase MVL when VPW decreases. Figure 1.2 shows how MVL is doubled when VPW is halved in order to use all bits in the data register file for all VP widths. Moving to smaller VP widths causes the data elements to be fragmented into smaller pieces. Moving to larger VP widths causes the data elements to be catenated. Note that moving to smaller VP widths is always well defined. Moving to larger VP widths is defined for data elements only when the number of small elements is an exact multiple of the number of small elements per large element.

Note that the mapping of small VPs within largeer VPs exposes the endian-ness of the implementation. When an implementation is big-endian, the mapping of small VPs within large VPs should also be big-endian. When an implementation is little-endian, the VP mapping should also be little-endian. For example, if 8-bit data is loaded into 64-bit VPs with 64-bit loads on a big-endian machine, the first 8-bit VP will contain the most-significant byte of the first 64-bit VP.


The mapping of flag register elements between different VP widths is more complex than for the data elements. For all VP widths, there are 32 1-bit flag registers per VP. Since MVL is larger for a smaller VPW, the number of bits of flag state is larger for a smaller VPW. This means that from an architectural point of view, the flag registers are different sizes for different VP widths. Because of this variability, the simple inclusion property that holds for the data registers does not work. Nevertheless, it is useful to define the state of the flag registers across VP width changes.

Moving to smaller VP widths causes flag elements to be replicated, and is always well defined. Moving to larger VP widths causes flag elements to be combined, under two restrictions. First, only identical flag values may be combined.

²The first implementation of this architecture – VIRAM-1 – will not implement 8-bit VPs.

13

An attempt to combine unlike flag values produces an undefined flag value. Second, the number of flags in the small VP width must be an exact multiple of the number of flags that combine to produce one flag in the large VP width.






Figure 1.2: Data and Flag Register Element Mappings The upper portion of the figure shows the mapping of *data* elements when VP width changes. The lower portion of the figure shows

Hardware	Software	User	Kernel	
Name	Name	Access	Access	Contents
\$vc0	vl 	rw	rw	Vector length Virtual processor width
\$vc1	vpw	rw	rw	Shift amount
\$vc2	vshamt	rw	rw	
\$vc3	vindex	rw	rw	Element index
\$vc4	vcat	rw	rw	Assembler temporary
\$vc5	-	-	-	Reserved
\$vc6	vmode	rw	rw	Execution Mode
\$vc7	vregstatus	rw	rw	Vector register valid and dirty bits
\$vc8	vpsw	-	rw	Vector processor status word
\$vc9	vconfig	-	rw	I/O configuration
\$vc10	vcause	-	rw	Vector exception cause
\$vc11	vbadvaddr	-	rw	Bad virtual address
\$vc12	veiword	-	r	Instruction word for exceptions
\$vc13	vaiword	-	r	Instruction word for arithmetic exceptions
\$vc14	vwatch	-	rw	Pysical watch address
\$vc15	vmemerror	-	rw	Memory error and status
\$vc16	vtlbindex	-	rw	Vector TLB index
\$vc17	vtlbrandom	-	r	Vector TLB random index
\$vc18	vtlbentryhi	-	rw	Vector TLB entry hi
\$vc19	vtlbentrylo	-	rw	Vector TLB entry lo
\$vc20	vpagemask	-	rw	Vector TLB entry mask
\$vc21	vtlbwired	-	rw	Vector TLB wired entry index
\$vc22	vsafevl	r	rw	Safe vector length
\$vc23	vrev	r	r	Revision
\$vc24	mvl	r	r	Maximum vector length
\$vc25	logmvl	r	r	Base-2 logarithm of mvl
\$vc26	vcycle	r	rw	Cycle counter
\$vc27	-	-	-	Reserved
\$vc28	-	-	-	Reserved
\$vc29	-	-	-	Reserved
\$vc30	-	=-	-	Reserved
\$vc31	-	=	-	Reserved
\$vc32	vbase0	rw	rw	Base Register 0
			•••	
\$vc47	vbase15	rw	rw	Base Register 15
\$vc48	vinc0	r	r	Auto-Increment Register 0
\$vc49	vinc1	rw	rw	Auto-Increment Register 1
\$vc55	vinc7	rw	rw	Auto-Increment Register 7
\$vc56	vstride0	rw	rw	Stride Register 0
			•••	
\$vc63	vstride7	rw	rw	Stride Register 7

Figure 1.3: Vector Control Registers

77 1 37	C C M	G		
Hardware Name	Software Name	Contents		
\$vf0	vfmask0	Primary mask		
\$vf1	vfmask1	Alternate mask		
\$vf2	vfgr0	General purpose		
\$vf3	vfgr1	General purpose		
\$vf4	vfgr2	General purpose		
\$vf5	vfe0.L	Speculative load fault		
\$vf6	vfel.L	Speculative load fault		
\$vf7	vfe2.L	Speculative load fault		
\$vf8	vfe0.F	Integer overflow		
\$vf9	vfe0.S	Integer saturate		
\$vf10	vfe0.I	Floating-point inexact		
\$vf11	vfe0.U	Floating-point underflow		
\$vf12	vfe0.0	Floating-point overflow		
\$vf13	vfe0.Z	Floating-point divide-by-zero		
\$vf14	vfe0.V	Floating-point invalid		
\$vf15	vfe0.E	Floating-point unimplemented		
\$vf16	vfe1.F	Integer overflow		
\$vf17	vfe1.S	Integer saturate		
\$vf18	vfe1.I	Floating-point inexact		
\$vf19	vfe1.U	Floating-point underflow		
\$vf20	vfe1.0	Floating-point overflow		
\$vf21	vfe1.Z	Floating-point divide-by-zero		
\$vf22	vfe1.V	Floating-point invalid		
\$vf23	vfe1.E	Floating-point unimplemented		
\$vf24	vfe2.F	Integer overflow		
\$vf25	vfe2.S	Integer saturate		
\$vf26	vfe2.I	Floating-point inexact		
\$vf27	vfe2.U	Floating-point underflow		
\$vf28	vfe2.0	Floating-point overflow		
\$vf29	vfe2.Z	Floating-point divide-by-zero		
\$vf30	vfe2.V	Floating-point invalid		
\$vf31	vfe2.E	Floating-point unimplemented		

Figure 1.4: Vector Flag Register Contents

Chapter 2

Instruction Set

2.1 Open Questions

This section contains a list of random open questions about the instruction set architecture.

- 1. There will probably be some instructions relating to fast user-level message passing.
- 2. It is not clear how relaxed the vector memory consistency model should be. In particular, should a virtual processor see the order of its own memory references? This is called intra-VP consistency, or simply VP consistency in this document. What implementaation could take advantage of relaxing this consistency guarantee?
- 3. Linkage conventions. MIPS registers have conventional uses for parameter passing, globals, etc. Such conventions will defined soon for the vector, flag, and vector-scalar registers.

2.2 Data Types

The integer data width for an integer vector operation is always equal to the VP width. Integers loaded from memory are either sign- or zero-extended to the VP width.

Both 32-bit and 64-bit IEEE-754 standard floating-point formats are supported when the VP width is 64 bits. The 32-bit floating-point format is supported when the VP width is 32 bits. A 32-bit floating-point value is always stored in the low-order half of a 64-bit register. In this case, the upper 32 bits aren't touched by floating-point operations.

2.3 Vector Operations

Nearly all vector operations follow the same operational idiom. They are goverened by a vector length and a vector mask. The vector length is taken from the vector length register. The vector mask is chosen from one of the two vector flag registers that are reserved for masking. Each virtual processor whose number is less than the vector length and whose mask bit is set performs the operation. If the vector length is zero, or if all VPs are masked out, then the instruction is a nop.

A VP takes its source operands from either a vector register or a scalar register. The destination is either a vector register or a scalar register, but is usually a vector register. Instructions whose source operands are both vectors are called *vector-vector* operations (qualified with .vv). Instructions may also be *vector-scalar* (qualified with .vs) if the second source is a scalar, or *scalar-vector* (qualified with .sv), if the first source is a scalar. Non-commutative operations are provided in both scalar-vector and vector-scalar forms.

2.4 Flag Register Use

Each VP has 32 1-bit flag registers. The flag registers have two important uses: They are used to store mask vectors to provide predicated execution, and they are used to store exception bits.

A flag register reserved for exception processing is reserved by convention only. It may be used as a general purpose flag register in the absense of the relevant exception. This must be done with care, as the register is implicitly set by any instruction that may produce the relevant exception.

2.5 Memory Consistency

The memory consistency model may be best described as guaranteeing processor consistency for each virtual processor. Thus, each VP observes the order of its own memory operations, but is does not observe any guaranteed order of other VPs' memory operations. There are no ordering guarantees between scalar and vector instructions. Memory ordering must be explicitly enforced with vector sync instructions. These instructions control memory consistency between the scalar and vector unit and between virtual processors within the vector unit.

There is also a memory ordering guraanteeed between virtual processors of different widths. Operations between a narrow and a wide VP are ordered if the narrow VP is contained within the wide VP. For example, the memory operations of the 64-bit wide VP_0 , the 32-bit wide $VP_0 \cdots VP_1$, and the 16-bit wide $VP_1 \cdots VP_3$ are all ordered.

2.6 Exception Model

Coming soon...

2.7 Speculative Execution

Coming soon...

2.8 Assembly Language

Registers should be specified, wherever possible, using software names. The software names for vector flag registers are listed in Figure 1.4, and the software names for vector control registers are listed in Figure 1.3. There are currently no software names for vector or scalar data registers. The hardware names for the vector data registers are \$vr0..\$vr31. The hardware names for the scalar data registers are \$vs0..\$vs31.

2.9 Instructions

The vector instruction set is described in this document in three levels of detail. First, Figure 2.4 summarizes the entire instruction set in a single table. This table is divided into blocks of instructions of similar types. Eaach block is expanded into a more detailed table on the page named in the block's title. This collection of tables is the second level of detail, showing assembly formats and giving a short description of the instruction's operation.

The final level of detail is contained in Appendix B, where each instruction is defined in detail on a seperate page. The first column of Figure 2.4 lists the pages in Appendix B on which the instructions are formally defined.

The assembly language format of an instruction is written with a shorthand notation, since the cross-product of legal qualifiers can produce many distinct opcodes. For example, the format of the vector floating-point add instruction in Figure 2.9 on Page 32 is shown as:

$$vadd \begin{cases} . \ s \\ . \ d \end{cases} \begin{cases} . \ vv[.1] \ \ vr_{\text{dest}} \text{, } \ vr_{\text{src1}} \text{, } \ vr_{\text{src2}} \\ . \ sv[.1] \ \ vr_{\text{dest}} \text{, } \ vs_{\text{src1}} \text{, } \ vr_{\text{src2}} \end{cases}$$

The brackets [] denote an optional qualifier. The braces {} contain all choices for a required qualifier. Note that in this case, the assembly language register specifiers are contained within a set of braces so that they match the .vv/.vs qualifier. Thus, the expanded list of formats for this instruction is:

```
vadd.s.vv vr<sub>dest</sub>, vr<sub>src1</sub>, vr<sub>src2</sub> vadd.s.vv.1 vr<sub>dest</sub>, vr<sub>src1</sub>, vr<sub>src2</sub> vadd.s.sv vr<sub>dest</sub>, vs<sub>src1</sub>, vr<sub>src2</sub> vadd.s.sv.1 vr<sub>dest</sub>, vs<sub>src1</sub>, vr<sub>src2</sub> vadd.d.vv vr<sub>dest</sub>, vr<sub>src1</sub>, vr<sub>src2</sub> vadd.d.vv.1 vr<sub>dest</sub>, vr<sub>src1</sub>, vr<sub>src2</sub> vadd.d.sv vr<sub>dest</sub>, vs<sub>src1</sub>, vr<sub>src2</sub> vadd.d.sv vr<sub>dest</sub>, vs<sub>src1</sub>, vr<sub>src2</sub> vadd.d.sv.1 vr<sub>dest</sub>, vs<sub>src1</sub>, vr<sub>src2</sub> vadd.d.sv.1 vr<sub>dest</sub>, vs<sub>src1</sub>, vr<sub>src2</sub>
```

2.9.1 Vector Integer Arithmetic Instructions

The vector integer arithmetic instructions are summarized in Figure 2.6 and Figure 2.7. All integer operations operate on VP-width operands and produce VP-width results.

Both signed and unsigned versions of some operations are provided. In most cases, this is because the computation is different depending on signedness (e.g. divide). However, both signed and unsigned add and subtract are provided, even though the computations are idential. The difference here is that signed add and subtract can overflow, while unsigned add and subtract never overflow under any circumstances.

2.9.2 Vector Logical Instructions

Figure 2.8 summarizes the vector logical operations. The usual set of logical operations is provided.

		Predicate true if				Invalid if
<u></u>	Predicate	Unordered	Less Than	Equal	Greater Than	Unordered
	(F)					
*	LT		\checkmark			\checkmark
*	EQ			\checkmark	,	,
*	GT		,	,	\checkmark	\checkmark
*	LE		\checkmark	$\sqrt{}$		\checkmark
*	GE		,	\checkmark	$\sqrt{}$	√ √ √
	LG		\checkmark	,	\checkmark	\checkmark
١.	LEG	,	\checkmark	\checkmark	\checkmark	\checkmark
†	UN	√	,			
	ULT	√,	\checkmark	,		
	UEQ	√ √ √		\checkmark	,	
	UGT ULE	√ ,	,	,	V	
	UGE	V _/	V	V /	/	
	(ULG)	V /	/	V	V_/	
	(ULEG)	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V √	1/	√ √	
	(T)	1/	· ·	1/	1/	
‡	NLT	1/	V	1/	1/	1/
*	NEQ	v/	√	V	v √	V
	NGT	,	v	$\sqrt{}$	v	$\sqrt{}$
‡ ‡ ‡	NLE		•	•	$\sqrt{}$	$\sqrt{}$
‡	NGE	√ √ √	\checkmark		·	√ √ √ √
	NLG	\checkmark		\checkmark		\checkmark
	NLEG	\checkmark				\checkmark
‡	NUN		\checkmark	\checkmark	\checkmark	
	NULT			\checkmark	$\sqrt{}$	
	NUEQ		\checkmark		\checkmark	
	NUGT		\checkmark	\checkmark	,	
	NULE		,		\checkmark	
	NUGE		\checkmark	,		
	(NULG)			\checkmark		
	(NULEG)					

Figure 2.1: IEEE Floating-Point Comparisions

The full cross-product of the independent conditions *unordered*, *less than*, *equal*, and *greater than* produces 32 predicates, but only 26 are distinct. The 6 predicates in parentheses are either degenerate (F, ULEG, T, NULEG evalute to either true or false) or redundant (ULG is identical to NEQ, and NULG is identical to EQ).

The 6 predicates marked with \star are "obligatory in any [IEEE 754-1985] conforming implementation." The predicte marked with \dagger is "strongly recommended." An implementation should provide "a means of logically negating predicates." Negating all required and recommended predicates adds the 5 predictes marked with \ddagger .

Two operands are unordered if at least one is a NaN. The invalid operation exception is raised when unordered operands are compared using a predicate involving either *less than* or *greater than*, and not involving *unordered*. A predicate and its logical negation have the same exception behavior.

		To Format			
at		W	L	S	D
ormat	W			†‡	
Ĭ	L			+	+-+
rom	S	†‡	‡		‡
Ή	D	‡	‡	‡	

Figure 2.2: The Vector Convert Instruction Empty locations represent convertions not provided by the vovt instruction either because they are redundant (e.g. vovt.d.wcan be accomplished by vovt.d.1) or because they are not floating-point convertions (e.g. vovt.w.1). Convertions marked with † are valid for 32-bit VPs. Convertions marked with ‡ are valid for 64-bit VPs.

2.9.3 Vector Floating-Point Arithmetic Instructions

Figure 2.9 shows the support for floating-point arithmetic operations. The support conforms to the IEEE 754-1985 standard for binary floating-point arithmetic. The 32-bit single format and the 64-bit double format are supported for all operations.

Figure 2.1 shows all possible floating-point comparison predicates and those that should be provided by an IEEE 754-1985 compliant implemention. This architecture provides the 7 required and recommended predicates. The EQ, NEQ, LT, LE, and UN predicates are provided directly. The GT and GE predicates may be synthesized by swapping operands and using either LT or LT, respectively.

2.9.4 Vector Floating-Point Convert Instructions

Figure 2.10 shows the support for floating-point arithmetic operations. The support conforms to the IEEE 754-1985 standard for binary floating-point arithmetic. The vcvt.a.b instruction uses the default floating-point rounding mode to convert *to* format *a*, *from* format *b*. The set of valid conversions is shown in Figure 2.2. Floating-point values may be converted to to signed integer format using an explicit rounding mode with the vtrunc, vround, vceil, and vfloor instructions.

2.9.5 Vector Fixed-Point Arithmetic Instructions

The fixed-point instructions are chosen to provide DSP functionality in a general purpose computing device. Many of the features of a DSP architecture are already provided by this vector architecture or are not needed at all:

- *Fixed* → *Floating-Point Conversion* instructions already exist.
- Multiple Loads and Stores Per Cycle may be provided by an implementation with multiple memory units.
- Auto Increment / Decrement is built into strided vector memory operations.
- Circular Addressing is not needed. The cost of coding circular addressing is amortized over long vector operations.
- Bit-Reverse Addressing is not needed, as alternate FFT algorithms may be used.

Name	Action
Truncate	$x.y \cdots \Rightarrow x$
Round Up	$x.0y \cdots \Rightarrow x$
	$x.1y \dots \Rightarrow x+1$
Round to	if $xy.1$ [exactly] then
Nearest Even	$x0.1 \Rightarrow x0$
	$x1.1 \Rightarrow x1 + 1$
	else
	$x.0y \cdots \Rightarrow x$
	$x.1y \cdots \Rightarrow x+1$
	endif
Jam	$xy.z \cdots \Rightarrow xw$
	where $w = y \parallel z \parallel \cdots$

Figure 2.3: Fixed-Point Rounding Modes

Some remaining DSP features need special architectural support, namely rounding, saturation, and special multiply instructions. Figure 2.11 and Figure 2.12 list the fixed-point instructions. Many of the operations involve shifting off low-order bits. For these instructions, this shift is accompanied by a rounding step. The rounding mode is one of the four modes described in Figure 2.3.

Since multiply-add is such a frequent operation in fixed-point codes, this operation (along with multiply-subtract) is provided as a basic operation, though it can be synthesized from more basic instructions. Note that fixed-point multiply instructions are different from normal integer multiply low or multiply high. Multiply low and high multiply their entire n-bit operands, and select either the lower or upper half of the 2n-bit result. In contrast, the fixed-point multiply instructions multiply either the lower or upper n/2-bit halves of the n-bit operands to produce an n-bit result.

2.9.6 Vector Logical Flag Instructions

Figure 2.13 shows the simple flag processing instructions. This includes the standard logical operations plus instructions to set and clear registers. The scalar-vector flag instructions take their scalar operand from a vector scalar register. This register is not treated as a bit vector; the operand is false if the register is zero, and true otherwise. The vfmf8 and vfmt8 move blocks of 8 flag registers to and from a vector register. These instructions exist in order to save and restore the flag register set efficiently for context switching. None of these instructions operate under mask, but they all operate under vector length.

2.9.7 Flag Processing Instructions

Figure 2.14 lists the more complex flag processing instructions. Some of these instructions—vfpop, vfff1, vffl1—place information about a flag register in a scalar register. Others—vfsetbf, vfsetif, vfsetof—perform complex operations directly on the flag registers. The remaining instructions—viota and vciota—are used to generate index vectors in a vector register from a flag register.

2.9.8 Vector Processing Instructions

Figure 2.15 and Figure 2.16 list the more complex vector processing instructions. All of these instructions are either not masked, or use the vector mask in an unusual manner.

Many of these instructions replicate functionality in order to gain performance. The vcompress and vexpand instructions can perform any operation that can be done with vins.vv, vext.vv, vhalfup, vhalfdn, and vexthalf. Their generality comes at a performance cost, so more restricted instructions are provided for specific applications. The vhalfup and vhalfdn can be used to perform butterfly permutations. The vexthalf instruction is designed specifically to accelerate reductions.

2.9.9 Vector Memory Instructions

The instructions to transfer data between vector registers and memory are listed in Figure 2.17 and Figure 2.18. There are two categories of vector memory instructions: *strided* and *indexed*. A strided load takes a base address and a signed stride, and loads a vector of values starting at the base address, where each element is seperated by the stride amount. The base address is taken from the vector control register vbase and the stride is taken from the vector control register vstride. *Stride is in units of elements, not bytes*. A special case is *unit stride*, which loads a contiguous vector from memory. Unit stride loads and stores are provided as seperate instructions because they are the most common type of strided access.

Note that both negative and zero strides are legal. Zero stride is the most obvious case where the order of operations in a strided access can be observed. In fact, virtual memory can cause the order of operations of non-zero stride stores to be observed as well. If a strided store straddles a page boundary, then the indirection provided by virtual memory can create physical address aliases that are not virtual address aliases. Zero-stride is still a special case, since the address aliases existed in the virtual address space, while non-zero-stride aliases only exist in the physical address space. However, all strided stores are treated equally with respect to memory ordering: *All strided stores occur in VP order*.

An indexed memory operation takes a scalar base address, and a vector of byte (not element) offsets. A scalar-vector add is performed to yield a vector of addresses. The elements are loaded / stored using these addresses. Since aliases can exist, it is important to specify the order in which operations occur. The ordered indexed store (vstxo) stores elements in element order. The vstx instruction store elements in an undefined order.

Every vector memory operation specifies a data width in the opcode. This is the width of data in memory. This width must be less than or equal to the VP width. If it is less than the VP width, then the value is zero-extended for unsigned loads and sign-extended for signed loads. Floating-point values should be loaded with unsigned loads.

The instructions used to transfer flag registers directly to and from memory are also shown in Figure 2.17 and Figure 2.18. The vector flag store instruction stores a single flag register as a packed bit vector in memory, where the bytes are stored in a little-endian manner (i.e. the first 8 bits of the bit vector are at a lower address than the next 8 bits). It should be possible to strip-mine a loop in order to create a contiguous bit vector in memory. The bit vector always begins at the beginning of a half-word, but may end in the middle of another half-word. If a flag store does not have a multiple of 16 bits to store, then it may pad with zeros in order to store a multiple of 16 bits. Note that MINMVL is also 16, and this is not a coincidence. It is advantageous to an implementation to pad and align to larger boundaries, but the boundary should not be more than MINMVL bits.

2.9.10 Coprocessor Interface Instructions

The standard MIPS coprocessor move instructions are used in the vector unit to move data between the MIPS general purpose registers and the vector unit's control and scalar registers. The vector unit occupies coprocessor 2, so cfc2, mtc2, and ctc2 are used. mfc2 is not used because it causes problems with exceptions and the coprocessor interface in VIRAM-1.

2.9.11 Miscellaneous Vector Instructions

Figure 2.20 lists miscellanous user-mode vector instructions that do not fit other categories. This includes an instruction to aid strip-mining (vsatv1), instructions to move data between the vector unit's control and scalar register files, instructions to commit speculative operations, and instructions to enforce memory ordering.

2.9.12 Miscellaneous Kernel Vector Instructions

Figure 2.21 lists various instructions that may be executed only in kernel mode. These instructions are used to manipulate the TLB and to flush implementation-specific state when the vector unit is frozen.

Page	Mnemonic	Operation	Page	Mnemonic	Operation
Integer Arithm	netic (29,30)		Flag Logical ((36)	
51	vabs	Absolute Value	110	vfand	And
57,59	vadd	Add	128	vfor	Or
253,255	vsub	Subtract	138	vfxor	Xor
184	vmullo	Multiply Low	127	vfnor	Nor
182,183	vmulhi	Multiply High	111	vfclr	Clear
91,93	vdiv	Divide	132	vfset	Set
169,171	vmod	Modulus	Flag Processi	ng (37)	
235	vsra	Arithmetic Right Shift	142	viota	Iota
71,73	vcmp	Compare	70	vciota	Continuous Iota
167,168	vmin	Minimum	130	vfpop	Population Count
161,162	vmax	Maximum	113	vfff1	Find First One
Logical (31)			114	vffl1	Find Last One
64	vand	And	133	vfsetbf	Set Before First One
198	vor	Or	134	vfsetif	Set Including First One
288	vxor	Xor	135	vfsetof	Set Only First One
197	vnor	Nor	126	vfmt8	Move To 8
225	vsll	Logical Left Shift	125	vfmf8	Move From 8
237	vsrl	Logical Right Shift	112	vfclr8	Clear 8
Floating-Point	t Arithmetic (3	2.33)	129	vfor8	Or 8
53	vabs	Absolute Value	Vector Process	sing (38.39)	
60	vadd	Add	139,140	vins	Vector Insert
257	vsub	Subtract	102,101,100	vext	Vector Extract
178	vmul	Multiply	79	vcompress	Compress
157	vmadd	Multiply Add	99	vexpand	Expand
174	vmsub	Multiply Subtract	165	vmerge	Merge
189	vnmadd	Negative Multiply Add	115	vfins	Scalar Insert
193	vnmsub	Negative Multiply Subtract	103	vexthalf	Extract Half
95	vdiv	Divide	104	vhalf	Half
231	vsgrt	Square Root	108	vhalfup	Half Up
209	vrsqrt	Reciprocal Square Root	106	vhalfdn	Half Down
199	vrecip	Reciprocal			11411 20 WI
185	vneg	Negate	Miscellaneous 164		Move Control To Scalar
75	vcmp	Compare		vmcts	
80	vcvt	Convert	173 224	vmstc	Move Scalar To Control
266	vtrunc	Truncate	56	vsatvl	Saturate Vector Length
203	vround	Round	163	vacommit vmcommit	Commit Speculative Arithmetic Commit Speculative Arithmetic
65	vceil	Ceiling	261		Sync
119	vfloor	Floor	213	vsync vrsync	Register Sync
Fixed-Point A	rithmetic (34 3	5)		_	Register Sylic
218,222,220	vsat	Saturate	Miscellaneous	. ,	TT D D 1
214,216	vsadd	Saturating Add	262	vtlbp	TLB Probe
241,243	vssub	Saturating Subtract	263	vtlbr	TLB Read
239,240	vssub	Shift Right And Round	264	vtlbwi	TLB Write Indexed
227,229	vsls	Saturating Left Shift	265	vtlbwr	TLB Write Random
301,303	vxumul	Multiply Upper Halves	131	vflush	Flush Vector Unit
284,286	vxlmul	Multiply Lower Halves	Load (40)		
289,292	vxumadd	Multiply Add Upper Halves	116	vfld	Flag Load
295,298	vxumsub	Multiply Subtract Upper Halves	143,146	vld	Unit Stride Load
272,275	vxlmadd	Multiply Add Lower Halves	148,151	vlds	Variable Stride Load
278,281	vxlmaud	Multiply Subtract Lower Halves	153,155	vldx	Indexed Load
Coprocessor Interface (42)			Store (41)		
		136	vfst	Flag Store	
48	cfc2	Control From Cop2	245	vst	Unit Stride Store
50	mtc2	Move To Cop2	247	vsts	Variable Stride Store
49	ctc2	Control To Cop2	249	vstx	Unordered Indexed Store
			251	vstxo	Ordered Indexed Store

Figure 2.4: Vector Instruction Set Summary Each sub-block within this table expands into the more detailed table(s) on the page(s) specified in the sub-block title. The instructions are defined in full on the page(s) named in the first column.

Qualifier	Meaning	Notes
op.vv op.vs op.sv	Vector-Vector Vector-Scalar Scalar-Vector	Vector arithmetic instructions may take up to one source operand from a scalar register. A vector-vector operation takes two vector source operands; a vector-scalar opeation takes its second operand from the scalar register file; a scalar-vector operation takes its first operand from the scalar register file.
op.b op.h op.w op.l	1B Byte 2B Halfword 4B Word 8B Longword	The saturate instruction, floating-point convert instructions, and all vector memory instructions need to specify the width of integer data.
op.u	Unsigned	Where sensible, integer arithmetic operations are provided in both signed an unsigned versions. The unsigned versions are identified by applying this qualifier.
op.s op.d	4B Single FP Format 8B Double FP Format	Floating-point instructions need to specify data type.
op.1	Use vf_{mask1} as the mask.	By default, the vector mask is taken from vf_{mask0} . This qualifier enables vf_{mask1} as vector mask.
op.lt op.eq op.le op.neq op.un	Less Than Equal Greater Than Less Than Or Equal Greater Than Or Equal Not Equal Unordered	These are the prediates used by the integer and floating-point compare instructionss.

Figure 2.5: Instruction Qualifiers

Page	Operation	Assembly	Summary
51	Absolute Value	vabs[.1] vr _{dest} , vr _{src}	Each unmasked VP writes into vr_{dest} the absolute value of vr_{src} .
57	Add	$\text{vadd} \begin{cases} .\text{vv}[.1] & \text{vr}_{\text{dest}}, \text{vr}_{\text{src1}}, \text{vr}_{\text{src2}} \\ .\text{sv}[.1] & \text{vr}_{\text{dest}}, \text{vs}_{\text{src1}}, \text{vr}_{\text{src2}} \end{cases}$	Each unmasked VP writes into vr_{dest} the signed integer sum of vs_{src1}/vr_{src1} and vr_{src2} .
253	Subtract	$ \text{vsub} \begin{cases} .\text{vv}[.1] & \text{vr}_{\text{dest}}, \text{vr}_{\text{src1}}, \text{vr}_{\text{src2}} \\ .\text{sv}[.1] & \text{vr}_{\text{dest}}, \text{vs}_{\text{src1}}, \text{vr}_{\text{src2}} \\ .\text{vs}[.1] & \text{vr}_{\text{dest}}, \text{vr}_{\text{src1}}, \text{vs}_{\text{src2}} \end{cases} $	Each unmasked VP writes into vr_{dest} the signed integer subtraction of vs_{src1}/vr_{src1} and vs_{src2}/vr_{src2} , where at least one source is a vector.
184	Multiply Low	$\label{eq:vmullo} \text{vmullo} \begin{cases} . \text{vv}[.1] & \text{vr}_{\text{dest}} , & \text{vr}_{\text{src1}} , & \text{vr}_{\text{src2}} \\ . \text{sv}[.1] & \text{vr}_{\text{dest}} , & \text{vs}_{\text{src1}} , & \text{vr}_{\text{src2}} \end{cases}$	Each unmasked VP writes into vr_{dest} the lower half of the full-VP-width integer product of vs_{src1}/vr_{src1} and vr_{src2} .
182	Multiply High	$\text{vmulhi} \begin{cases} . \text{vv}[.1] & \text{vr}_{\text{dest}} , \text{vr}_{\text{src1}} , \text{vr}_{\text{src2}} \\ . \text{sv}[.1] & \text{vr}_{\text{dest}} , \text{vs}_{\text{src1}} , \text{vr}_{\text{src2}} \end{cases}$	Each unmasked VP writes into vr_{dest} the upper half of the full-VP-width signed integer product of vs_{src1}/vr_{src1} and vr_{src2} .
91	Divide	$vdiv \begin{cases} .vv[.1] \ vr_{dest}, \ vr_{src1}, \ vr_{src2} \\ .sv[.1] \ vr_{dest}, \ vs_{src1}, \ vr_{src2} \\ .vs[.1] \ vr_{dest}, \ vr_{src1}, \ vs_{src2} \end{cases}$	Each unmasked VP writes into vr_{dest} the signed integer quotient of vs_{src1}/vr_{src1} and vs_{src2}/vr_{src2} , where at least one source is a vector.
169	Modulus	$\text{vmod} \begin{cases} .\text{vv}[.1] & \text{vr}_{\text{dest}}, & \text{vr}_{\text{src1}}, & \text{vr}_{\text{src2}} \\ .\text{sv}[.1] & \text{vr}_{\text{dest}}, & \text{vs}_{\text{src1}}, & \text{vr}_{\text{src2}} \\ .\text{vs}[.1] & \text{vr}_{\text{dest}}, & \text{vr}_{\text{src1}}, & \text{vs}_{\text{src2}} \end{cases}$	Each unmasked VP writes into vr_{dest} the signed integer modulus of vs_{src1}/vr_{src1} and vs_{src2}/vr_{src2} , where at least one source is a vector.
235	Arithmetic Right Shift	$ \text{vsra} \begin{cases} . \text{vv}[.1] \text{vr}_{\text{dest}} , \text{vr}_{\text{src1}} , \text{vr}_{\text{src2}} \\ . \text{sv}[.1] \text{vr}_{\text{dest}} , \text{vs}_{\text{src1}} , \text{vr}_{\text{src2}} \\ . \text{vs}[.1] \text{vr}_{\text{dest}} , \text{vr}_{\text{src1}} , \text{vs}_{\text{src2}} \end{cases} $	Each unmasked VP writes into vr_{dest} the signed integer contents of vs_{src1}/vr_{src1} right-shifted by the number of bits specified by vs_{src2}/vr_{src2} , where at least one source is a vector. The shift amount is the b -bit unsigned integer taken from the low-order end of vs_{src2}/vr_{src2} , where 2^b equals the VP width in bits. The result is sign-extended.
71	Compare	$ \begin{aligned} & \text{vcmp} \left\{ . \text{eq} \right\} \left\{ . \text{vv}[.1] \ \text{vf}_{\text{dest}} \ , \ \text{vr}_{\text{src1}} \ , \ \text{vr}_{\text{src2}} \right. \\ & \text{.sv}[.1] \ \text{vf}_{\text{dest}} \ , \ \text{vs}_{\text{src1}} \ , \ \text{vr}_{\text{src2}} \\ & \text{vcmp} \left\{ . \text{lt} \right\} \left\{ . \text{vv}[.1] \ \text{vf}_{\text{dest}} \ , \ \text{vr}_{\text{src1}} \ , \ \text{vr}_{\text{src2}} \\ . \text{sv}[.1] \ \text{vf}_{\text{dest}} \ , \ \text{vs}_{\text{src1}} \ , \ \text{vr}_{\text{src2}} \\ . \text{vs}[.1] \ \text{vf}_{\text{dest}} \ , \ \text{vr}_{\text{src1}} \ , \ \text{vs}_{\text{src2}} \end{aligned} $	Each unmasked VP writes into vf_{dost} the signed integer comparison of vs_{src1}/vr_{src1} and vs_{src2}/vr_{src2} , where at least one source is a vector. A true predicate yields 1; a false predicate yields 0.
167	Minimum	$ \begin{aligned} & \text{vmin} \begin{cases} . \text{vv}[.1] \text{vr}_{\text{dest}} , \text{vr}_{\text{src1}} , \text{vr}_{\text{src2}} \\ . \text{sv}[.1] \text{vr}_{\text{dest}} , \text{vs}_{\text{src1}} , \text{vr}_{\text{src2}} \end{aligned} $	Each unmasked VP writes into vr_{dest} the lesser of vs_{src1}/vr_{src1} and vr_{src2} , treated as signed integers.
161	Maximum	$\text{vmax} \begin{cases} .\text{vv}[.1] & \text{vr}_{\text{dest}}, \text{vr}_{\text{src1}}, \text{vr}_{\text{src2}} \\ .\text{sv}[.1] & \text{vr}_{\text{dest}}, \text{vs}_{\text{src1}}, \text{vr}_{\text{src2}} \end{cases}$	Each unmasked VP writes into vr _{dest} the greater of vs _{src1} /vr _{src1} and vr _{src2} , treated as signed integers.

Figure 2.6: Signed Vector Integer Arithmetic Instructions

Page	Operation	Assembly	Summary
59	Add	$ \text{vadd.u} \begin{cases} .\text{vv}[.1] & \text{vr}_{\text{dest}} \text{, } \text{vr}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ .\text{sv}[.1] & \text{vr}_{\text{dest}} \text{, } \text{vs}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \end{cases} $	Each unmasked VP writes into vr_{dest} the unsigned integer sum of vs_{src1}/vr_{src1} and vr_{src2} .
255	Subtract	$ \text{vsub.u} \begin{cases} .\text{vv}[.1] & \text{vr}_{\text{dest}} \text{, } \text{vr}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ .\text{sv}[.1] & \text{vr}_{\text{dest}} \text{, } \text{vs}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ .\text{vs}[.1] & \text{vr}_{\text{dest}} \text{, } \text{vr}_{\text{src1}} \text{, } \text{vs}_{\text{src2}} \end{cases} $	Each unmasked VP writes into vr_{dest} the unsigned integer subtraction of vs_{src1}/vr_{src1} and vs_{src2}/vr_{src2} , where at least one source is a vector.
183	Multiply High	$\label{eq:vmulhi} \begin{aligned} \text{vmulhi.u} & \left\{. \text{vv}[.1] \;\; \text{vr}_{\text{dest}} , \;\; \text{vr}_{\text{src1}} , \;\; \text{vr}_{\text{src2}} \right. \\ & \left \text{sv}[.1] \;\; \text{vr}_{\text{dest}} , \;\; \text{vs}_{\text{src1}} , \;\; \text{vr}_{\text{src2}} \end{aligned}$	Each unmasked VP writes into vr_{dest} the upper half of the full-VP-width unsigned integer product of vs_{src1}/vr_{src1} and vr_{src2} .
93	Divide	$ \begin{aligned} \text{vdiv.u} & \begin{cases} .\text{vv}[.1] \text{vr}_{\text{dest}} \text{ , } \text{vr}_{\text{src1}} \text{ , } \text{vr}_{\text{src2}} \\ .\text{sv}[.1] \text{vr}_{\text{dest}} \text{ , } \text{vs}_{\text{src1}} \text{ , } \text{vr}_{\text{src2}} \\ .\text{vs}[.1] \text{vr}_{\text{dest}} \text{ , } \text{vr}_{\text{src1}} \text{ , } \text{vs}_{\text{src2}} \end{aligned} $	Each unmasked VP writes into vr_{dest} the unsigned integer quotient of vs_{src1}/vr_{src1} and vs_{src2}/vr_{src2} , where at least one source is a vector.
171	Modulus	$ \begin{aligned} & \text{vmod.u} \begin{cases} .\text{vv}[.1] \text{vr}_{\text{dest}} \text{, } \text{vr}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ .\text{sv}[.1] \text{vr}_{\text{dest}} \text{, } \text{vs}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ .\text{vs}[.1] \text{vr}_{\text{dest}} \text{, } \text{vr}_{\text{src1}} \text{, } \text{vs}_{\text{src2}} \end{aligned} $	Each unmasked VP writes into vr_{dest} the unsigned integer modulus of vs_{src1}/vr_{src1} and vs_{src2}/vr_{src2} , where at least one source is a vector.
73	Compare	$ \text{vcmp.u} \left\{ . \text{lt} \right\} \left\{ \begin{matrix} . \text{vv}[.1] & \text{vf}_{\text{dest}} \text{, } \text{vr}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ . \text{sv}[.1] & \text{vf}_{\text{dest}} \text{, } \text{vs}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ . \text{vs}[.1] & \text{vf}_{\text{dest}} \text{, } \text{vr}_{\text{src1}} \text{, } \text{vs}_{\text{src2}} \end{matrix} \right. $	Each unmasked VP writes into vf_{dest} the unsigned integer comparison of vs_{src1}/vr_{src1} and vs_{src2}/vr_{src2} , where at least one source is a vector. A true predicate yields 1; a false predicate yields 0.
168	Minimum	$\label{eq:vminu} \begin{aligned} \text{vmin.u} & \left\{ \begin{array}{l} \text{.vv}[.1] \ \text{vr}_{\text{dest}} \ , \ \text{vr}_{\text{src1}} \ , \ \text{vr}_{\text{src2}} \\ \text{.sv}[.1] \ \text{vr}_{\text{dest}} \ , \ \text{vs}_{\text{src1}} \ , \ \text{vr}_{\text{src2}} \\ \end{aligned} \end{aligned}$	Each unmasked VP writes into vr_{dest} the lesser of vs_{src1}/vr_{src1} and vr_{src2} , treated as unsigned integers.
162	Maximum	$\text{vmax.u} \begin{cases} .\text{vv}[.1] & \text{vr}_{\text{dest}}, \text{vr}_{\text{src1}}, \text{vr}_{\text{src2}} \\ .\text{sv}[.1] & \text{vr}_{\text{dest}}, \text{vs}_{\text{src1}}, \text{vr}_{\text{src2}} \end{cases}$	Each unmasked VP writes into vr_{dest} the greater of vs_{src1}/vr_{src1} and vr_{src2} , treated as unsigned integers.

Figure 2.7: Unsigned Vector Integer Arithmetic Instructions

Page	Operation	Assembly	Summary
64	And	$\text{vand} \begin{cases} .\text{vv}[.1] & \text{vr}_{\text{dest}}, \text{vr}_{\text{src1}}, \text{vr}_{\text{src2}} \\ .\text{sv}[.1] & \text{vr}_{\text{dest}}, \text{vs}_{\text{src1}}, \text{vr}_{\text{src2}} \end{cases}$	Each VP writes into vr _{dost} the bit-wise logical and of vs _{src1} /vr _{src1} and vr _{src2} .
198	Or	$vor \begin{cases} .vv[.1] & vr_{dest}, & vr_{src1}, & vr_{src2} \\ .sv[.1] & vr_{dest}, & vs_{src1}, & vr_{src2} \end{cases}$	Each VP writes into vr _{dest} the bit-wise logical or of vs _{src1} /vr _{src1} and vr _{src2} .
288	Xor	$ \text{vxor} \begin{cases} . \text{vv}[.1] & \text{vr}_{\text{dest}} , \text{vr}_{\text{src1}} , \text{vr}_{\text{src2}} \\ . \text{sv}[.1] & \text{vr}_{\text{dest}} , \text{vs}_{\text{src1}} , \text{vr}_{\text{src2}} \end{cases} $	Each VP writes into vr _{dest} the bit-wise logical xor of vs _{src1} /vr _{src1} and vr _{src2} .
197	Nor	$\text{vnor} \begin{cases} .\text{vv}[.1] & \text{vr}_{\text{dest}}, \text{ vr}_{\text{src1}}, \text{ vr}_{\text{src2}} \\ .\text{sv}[.1] & \text{vr}_{\text{dest}}, \text{ vs}_{\text{src1}}, \text{ vr}_{\text{src2}} \end{cases}$	Each VP writes into vr _{dest} the bit-wise logical nor of vs _{src1} /vr _{src1} and vr _{src2} .
225	Logical Left Shift	$ \text{vsll} \begin{cases} . \text{vv}[.1] \text{vr}_{\text{dest}} , \text{vr}_{\text{src1}} , \text{vr}_{\text{src2}} \\ . \text{sv}[.1] \text{vr}_{\text{dest}} , \text{vs}_{\text{src1}} , \text{vr}_{\text{src2}} \\ . \text{vs}[.1] \text{vr}_{\text{dest}} , \text{vr}_{\text{src1}} , \text{vs}_{\text{src2}} \end{cases} $	Each unmasked VP writes into vr_{dest} the signed integer contents of vs_{src1}/vr_{src1} left-shifted by the number of bits specified by vs_{src2}/vr_{src2} , where at least one source is a vector. The shift amount is the b -bit unsigned integer taken from the low-order end of vs_{src2}/vr_{src2} , where 2^b equals the VP width in bits. The result is zero-filled.
237	Logical Right Shift	$\text{vsrl} \begin{cases} .\text{vv}[.1] \text{vr}_{\text{dest}} \text{, } \text{vr}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ .\text{sv}[.1] \text{vr}_{\text{dest}} \text{, } \text{vs}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ .\text{vs}[.1] \text{vr}_{\text{dest}} \text{, } \text{vr}_{\text{src1}} \text{, } \text{vs}_{\text{src2}} \end{cases}$	Each unmasked VP writes into $\mathbf{vr_{dest}}$ the signed integer contents of $\mathbf{vs_{src1}/vr_{src1}}$ right-shifted by the number of bits specified by $\mathbf{vs_{src2}/vr_{src2}}$, where at least one source is a vector. The shift amount is the b -bit unsigned integer taken from the low-order end of $\mathbf{vs_{src2}/vr_{src2}}$, where 2^b equals the VP width in bits. The result is zero-extended.

Figure 2.8: Vector Logical Instructions

Page	Operation	Assembly	Summary
53	Absolute Value	$vabs {.s \atop d} [.1] vr_{dest}, vr_{src}$	Each unmasked VP places the floating-point absolute value of vr_{src} into vr_{dest} .
60	Add	$ \text{vadd} \left\{ \begin{matrix} . \text{s} \\ . \text{d} \end{matrix} \right\} \left\{ \begin{matrix} . \text{vv}[.1] \\ . \text{sv}[.1] \end{matrix} \right. \\ \text{vr}_{\text{dest}}, \text{vs}_{\text{src1}}, \text{vr}_{\text{src2}} \right. $	Each unmasked VP places the floating-point sum of vr_{src1}/vs_{src1} and vr_{src2} into vr_{dest} .
257	Subtract	$ \text{vsub} \left\{ \begin{matrix} . \text{s} \\ . \text{d} \end{matrix} \right\} \left\{ \begin{matrix} . \text{vv}[.1] & \text{vr}_{\text{dest}} \;, \; \text{vr}_{\text{src1}} \;, \; \text{vr}_{\text{src2}} \\ . \text{sv}[.1] & \text{vr}_{\text{dest}} \;, \; \text{vs}_{\text{src1}} \;, \; \text{vr}_{\text{src2}} \\ . \text{vs}[.1] & \text{vr}_{\text{dest}} \;, \; \text{vr}_{\text{src1}} \;, \; \text{vs}_{\text{src2}} \end{matrix} \right. $	Each unmasked VP places the floating-point dif- ference of vr _{src1} /vs _{src1} and vr _{src2} /vf _{src2} into vr _{dest} , where at least one souce is a vector.
178	Multiply	$ \text{vmul} \left\{ \begin{matrix} . \text{s} \\ . \text{d} \end{matrix} \right\} \left\{ \begin{matrix} . \text{vv}[.1] \\ . \text{sv}[.1] \end{matrix} \right. \\ \text{vr}_{\text{dest}}, \text{vs}_{\text{src1}}, \text{vr}_{\text{src2}} \right. $	Each unmasked VP places the floating-point product of vr_{src1}/vs_{src1} and vr_{src2} into vr_{dest} .
157	Multiply Add	$ \text{vmadd} \left\{ \begin{matrix} . \text{ s} \\ . \text{ d} \end{matrix} \right\} \left\{ \begin{matrix} . \text{ vv}[.1] \\ . \text{ sv}[.1] \end{matrix} \right. \left. \begin{matrix} \text{vr}_{\text{dest}} \text{, } \text{vr}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \end{matrix} \right. $	Each unmasked VP adds the floating-point product of vr_{src1}/vs_{src1} and vr_{src2} into vr_{dest} .
174	Multiply Subtract	$ \begin{aligned} & \text{vmsub} \left\{ . s \right\} \left\{ . \text{vv}[.1] \right. \text{vr}_{\text{dest}} , \text{vr}_{\text{src1}} , \text{vr}_{\text{src2}} \\ . \text{sv}[.1] \text{vr}_{\text{dest}} , \text{vs}_{\text{src1}} , \text{vr}_{\text{src2}} \end{aligned} $	Each unmasked VP subtracts vr_{dest} from the floating-point product of vr_{src1}/vs_{src1} .
189	Negative Multiply Add	$ \text{vnmadd} \left\{ \begin{array}{l} . \text{ s} \\ . \text{ d} \\ \end{array} \right\} \left\{ \begin{array}{l} . \text{ vv}[.1] \\ . \text{ sv}[.1] \end{array} \right. \text{ vr}_{\text{dest}} , \text{ vr}_{\text{src1}} , \text{ vr}_{\text{src2}} \\ \text{vr}_{\text{dest}} , \text{ vs}_{\text{src1}} , \text{ vr}_{\text{src2}} \\ \end{array} $	Each unmasked VP adds the floating-point product of vr _{src1} /vs _{src1} and vr _{src2} into vr _{dest} , and negates the result.
193	Negative Multiply Subtract	$ \text{vnmsub} \\ \begin{cases} .\text{ s} \\ .\text{d} \end{cases} \\ \begin{cases} .\text{vv}[.1] \text{vr}_{\text{dest}}\text{, } \text{vr}_{\text{src1}}\text{, } \text{vr}_{\text{src2}} \\ .\text{sv}[.1] \text{vr}_{\text{dest}}\text{, } \text{vs}_{\text{src1}}\text{, } \text{vr}_{\text{src2}} \end{cases} $	Each unmasked VP subtracts vr_{dest} from the floating-point product of vr_{src1}/vs_{src1} , and negates the result.
95	Divide	$ \begin{array}{c} \text{vdiv} \\ \left\{ \begin{array}{l} . \text{s} \\ . \text{d} \end{array} \right\} \\ \left\{ \begin{array}{l} . \text{vv}[.1] \ \text{vr}_{\text{dest}} \ , \ \text{vr}_{\text{src1}} \ , \ \text{vr}_{\text{src2}} \\ . \text{sv}[.1] \ \text{vr}_{\text{dest}} \ , \ \text{vr}_{\text{src1}} \ , \ \text{vr}_{\text{src2}} \\ . \text{vs}[.1] \ \text{vr}_{\text{dest}} \ , \ \text{vr}_{\text{src1}} \ , \ \text{vs}_{\text{src2}} \end{array} \right. \end{array} $	Each unmasked VP places the floating-point quotient of vr_{src1}/vs_{src1} and vr_{src2}/vf_{src2} into vr_{dest} , where at least one souce is a vector.
231	Square Root	$vsqrt \begin{cases} .s \\ .d \end{cases} [.1] vr_{dest}, vr_{src}$	Each unmasked VP places into vr_{dest} the floating-point square root of vr_{src} .
209	Reciprocal Square Root	$\operatorname{vrsqrt} \left\{ egin{array}{l} s \\ d \end{array} \right\} [.1] \ \operatorname{vr}_{dest}$, vr_{src}	Each unmasked VP places into vrdest the floating- point reciprocal square root of vrsrc.
199	Reciprocal	$ ext{vrecip} egin{pmatrix} .s \\ .d \end{pmatrix} [.1] \ ext{vr}_{ ext{dest}} \ , \ ext{vr}_{ ext{src}}$	Each unmasked VP places into vr_{dest} the floating-point reciprocal of vr_{src} .
185	Negate	$\text{vneg} egin{cases} .s \\ .d \end{bmatrix} [.1] \ ext{vr}_{ ext{dest}}$, $ ext{vr}_{ ext{src}}$	Each unmasked VP places into vr_{dest} the floating-point square root of vr_{src} .
75	Compare	$ \text{vcmp} \left\{ \begin{array}{l} \text{.sf} \\ \text{.sf} \\ \text{.un} \\ \text{.ngle} \\ \text{.eq} \\ \text{.seq} \\ \text{.ueq} \\ \text{.ngl} \\ \end{array} \right\} \left\{ \begin{array}{l} \text{.vv}[.1] \text{vf}_{\text{dest}} \text{, } \text{vr}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ \text{.sv}[.1] \text{vf}_{\text{dest}} \text{, } \text{vs}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ \text{.vcmp} \left\{ \begin{array}{l} \text{.olt} \\ \text{.lt} \\ \text{.ult} \\ \text{.nge} \\ \text{.ole} \\ \text{.le} \\ \text{.ule} \\ \text{.ngt} \\ \end{array} \right\} \left\{ \begin{array}{l} \text{.vv}[.1] \text{vf}_{\text{dest}} \text{, } \text{vr}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ \text{.sv}[.1] \text{vf}_{\text{dest}} \text{, } \text{vs}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ \text{.sv}[.1] \text{vf}_{\text{dest}} \text{, } \text{vs}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ \text{.sv}[.1] \text{vf}_{\text{dest}} \text{, } \text{vs}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ \text{.sv}[.1] \text{vf}_{\text{dest}} \text{, } \text{vs}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ \end{array} \right\} $	Each unmasked VP writes into vf_{dest} the floating-point comparison of vs_{src1}/vr_{src1} and vs_{src2}/vr_{src2} , where at least one source is a vector.

Figure 2.9: Vector Floating-Point Instructions

Page	Operation	Assembly	Summary
80	Convert	$ \begin{array}{c} \text{vevt.s.} \left\{ . \overset{d}{.} \overset{d}{.} \\ . \overset{d}{.} \\ 1 \end{array} \right\} [.1] \mathbf{vr_{dest}}, \mathbf{vr_{src}} \\ \text{vevt.d.} \left\{ . \overset{s}{.} \\ 1 \right\} [.1] \mathbf{vr_{dest}}, \mathbf{vr_{src}} \\ \text{vevt.w.} \left\{ . \overset{s}{.} \\ . \overset{d}{.} \\ 1 \right\} [.1] \mathbf{vr_{dest}}, \mathbf{vr_{src}} \\ \text{vevt.l.} \left\{ . \overset{s}{.} \\ . \overset{d}{.} \\ 1 \right\} [.1] \mathbf{vr_{dest}}, \mathbf{vr_{src}} \\ \end{array} $	Each unmasked VP places into vr_{dest} the result of converting vr_{src} from one integer or floating-point format to another.
266	Truncate	$vtrunc \begin{cases} . w \\ . 1 \end{cases} \begin{cases} . s \\ . d \end{cases} [.1] vr_{dest}, vr_{src}$	Each unmasked VP places into vr _{dest} the result of converting vr _{src} from a floating-point format to a signed integer format, using the <i>truncate</i> rounding mode.
203	Round	$\operatorname{vround} \left\{ . w \right\} \left\{ . s \right\} \left[. 1 \right] \operatorname{vr}_{\operatorname{dest}}, \operatorname{vr}_{\operatorname{src}}$	Each unmasked VP places into vr_{dest} the result of converting vr_{src} from a floating-point format to a signed integer format, using the <i>round</i> rounding mode.
65	Ceiling	$vceil \begin{cases} .w \\ .1 \end{cases} \begin{cases} .s \\ .d \end{cases} [.1] vr_{dest}, vr_{src}$	Each unmasked VP places into vr _{dest} the result of converting vr _{src} from a floating-point format to a signed integer format, using the <i>ceiling</i> rounding mode.
119	Floor	$vfloor \begin{cases} .w \\ .1 \end{cases} \begin{cases} .s \\ .d \end{cases} [.1] vr_{dest}, vr_{src}$	Each unmasked VP places into vr_{dest} the result of converting vr_{src} from a floating-point format to a signed integer format, using the <i>floor</i> rounding mode.

Figure 2.10: Vector Floating-Point Convert Instructions

Page	Operation	Assembly	Summary
218	Saturate	$vsat \begin{cases} .b \\ .h \\ .w \end{cases} [.1] vr_{dest}, vr_{src}$	Each unmasked VP places into vr_{dest} the result of saturating vr_{src} to a signed integer narrower than the VP width. The result is sign-extended to the VP width.
220	Saturate	$vsat.su$ $\begin{pmatrix} .b \\ .h \\ .w \\ .1 \end{pmatrix}$ $[.1]$ vr_{dest} , vr_{src}	Each unmasked VP places into vr_{dest} the result of saturating vr_{src} from a signed VP width value to an unsigned value that is as wide or narrower than the VP width. The result is zero-extended to the VP width.
214	Saturating Add	$ ext{vsadd} egin{cases} . ext{vv}[.1] & ext{vr}_{ ext{dest}} \ , & ext{vr}_{ ext{src1}} \ , & ext{vr}_{ ext{src2}} \ . & ext{sv}[.1] & ext{vr}_{ ext{dest}} \ , & ext{vs}_{ ext{src1}} \ , & ext{vr}_{ ext{src2}} \end{cases}$	Each unmasked VP writes into vrdest the signed integer sum of vssrc1/vrsrc1 and vrsrc2. The sum saturates to the VP width instead of overflowing.
241	Saturating Subtract	$ \begin{aligned} & \text{vssub} \begin{cases} . \text{vv}[.1] \text{vr}_{\text{dest}} , \text{vr}_{\text{src1}} , \text{vr}_{\text{src2}} \\ . \text{sv}[.1] \text{vr}_{\text{dest}} , \text{vs}_{\text{src1}} , \text{vr}_{\text{src2}} \\ . \text{vs}[.1] \text{vr}_{\text{dest}} , \text{vr}_{\text{src1}} , \text{vs}_{\text{src2}} \end{aligned} $	Each unmasked VP writes into vr_{dest} the signed integer subtraction of vs_{src1}/vr_{src1} and vs_{src2}/vr_{src2} , where at least one source is a vector. The difference saturates to the VP width instead of overflowing.
239	Shift Right And Round	vsrr[.1] vr _{dest} , vr _{src}	Each unmasked VP writes into vrdest the right arithmetic shift of vrsrc. The result is rounded as per the fixed-point rounding mode. The shift amount is taken from vcvshamt.
227	Saturating Left Shift	vsls[.1] vr _{dest} , vr _{src}	Each unmasked VP writes into vr_{dest} the signed saturating left shift of vr_{src} . The shift amount is taken from vc_{vshamt} .
301	Multiply Upper Halves	$ \text{vxumul} \begin{cases} \text{.vv}[.1] & \text{vr}_{\text{dest}} \text{, } \text{vr}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ \text{.sv}[.1] & \text{vr}_{\text{dest}} \text{, } \text{vs}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \end{cases} $	Each unmasked VP computes the signed integer product of the upper halves of vs _{src1} /vr _{src1} and vr _{src2} . This result is written into vr _{dest} after an arithmetic right shift and fixed-point round. The shift amount is taken from vc _{vshamt} .
284	Multiply Lower Halves	$ \begin{aligned} \text{vxlmul} & \left\{ \begin{array}{l} \text{.vv}[.1] \;\; \text{vr}_{\text{dest}} \;, \;\; \text{vr}_{\text{src1}} \;, \;\; \text{vr}_{\text{src2}} \\ \text{.sv}[.1] \;\; \text{vr}_{\text{dest}} \;, \;\; \text{vs}_{\text{src1}} \;, \;\; \text{vr}_{\text{src2}} \end{array} \right. \end{aligned} $	Each unmasked VP computes the signed integer product of the lower halves of vs _{src1} /vr _{src1} and vr _{src2} . This result is written into vr _{dest} after an arithmetic right shift and fixed-point round. The shift amount is taken from vc _{vshamt} .
289	Multiply Add Upper Halves	$ \begin{aligned} & \text{vxumadd} \\ & \left\{. \text{vv}[.1] \text{vr}_{\text{dest}} \text{, } \text{vr}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ & \text{.sv}[.1] \text{vr}_{\text{dest}} \text{, } \text{vs}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \end{aligned} \end{aligned} $	Each unmasked VP computes the signed integer product of the upper halves of vs_{src1}/vr_{src1} and vr_{src2} . This result is added into vr_{dest} after an arithmetic right shift and fixed-point round. The final result is saturated. The shift amount is taken from vc_{vshamt} .
295	Multiply Subtract Upper Halves	$ ext{vxumsub} egin{cases} . ext{vv}[.1] & ext{vr}_{ ext{dest}}, & ext{vr}_{ ext{src1}}, & ext{vr}_{ ext{src2}} \ . & ext{sv}[.1] & ext{vr}_{ ext{dest}}, & ext{vs}_{ ext{src1}}, & ext{vr}_{ ext{src2}} \end{cases}$	Each unmasked VP computes the signed integer product of the upper halves of vs_{src1}/vr_{src1} and vr_{src2} . This result is subtracted from vr_{dest} after an arithmetic right shift and fixed-point round. The final result is saturated. The shift amount is taken from vc_{vshamt} .
272	Multiply Add Lower Halves	$ ext{vxlmadd} egin{cases} ext{.vv[.1]} & ext{vr}_{ ext{dest}}, & ext{vr}_{ ext{src1}}, & ext{vr}_{ ext{src2}} \ ext{.sv[.1]} & ext{vr}_{ ext{dest}}, & ext{vs}_{ ext{src1}}, & ext{vr}_{ ext{src2}} \end{cases}$	Each unmasked VP computes the signed integer product of the lower halves of vs_{src1}/vr_{src1} and vr_{src2} . This result is added into vr_{dest} after an arithmetic right shift and fixed-point round. The final result is saturated. The shift amount is taken from vc_{vshamt} .
278	Multiply Subtract Lower Halves	$ ext{vxlmsub} egin{cases} . ext{vv}[.1] & ext{vr}_{ ext{dest}}, & ext{vr}_{ ext{src1}}, & ext{vr}_{ ext{src2}} \ . & ext{sv}[.1] & ext{vr}_{ ext{dest}}, & ext{vs}_{ ext{src1}}, & ext{vr}_{ ext{src2}} \end{cases}$	Each unmasked VP computes the signed integer product of the lower halves of vs_{src1}/vr_{src1} and vr_{src2} . This result is subtracted from vr_{dest} after an arithmetic right shift and fixed-point round. The final result is saturated. The shift amount is taken from vc_{vshamt} .

Figure 2.11: Signed Vector Fixed-Point Instructions

Page	Operation	Assembly	Summary
222	Saturate	$vsat.u$ $\begin{cases} .b \\ .h \\ .w \end{cases}$ $[.1]$ vr_{dest} , vr_{src}	Each unmasked VP places into vr_{dest} the result of saturating vr_{src} to an unsigned integer narrower than the VP width. The result is zero-extended to the VP width.
216	Saturating Add	$vsadd.u egin{cases} .vv[.1] & vr_{dest}, & vr_{src1}, & vr_{src2} \\ .sv[.1] & vr_{dest}, & vs_{src1}, & vr_{src2} \end{cases}$	Each unmasked VP writes into vrdest the unsigned integer sum of vssrc1/vrsrc1 and vrsrc2. The sum saturates to the VP width instead of overflowing.
243	Saturating Subtract	$ \text{vssub.u} \begin{cases} .\text{vv}[.1] \text{vr}_{\text{dest}}\text{, } \text{vr}_{\text{src1}}\text{, } \text{vr}_{\text{src2}} \\ .\text{vs}[.1] \text{vr}_{\text{dest}}\text{, } \text{vs}_{\text{src1}}\text{, } \text{vr}_{\text{src2}} \\ .\text{vs}[.1] \text{vr}_{\text{dest}}\text{, } \text{vr}_{\text{src1}}\text{, } \text{vs}_{\text{src2}} \end{cases} $	Each unmasked VP writes into vr_{dest} the unsigned integer subtraction of vs_{src1}/vr_{src1} and vs_{src2}/vr_{src2} , where at least one source is a vector. The difference saturates to zero instead of underflowing.
240	Shift Right And Round	vsrr.u[.1] vr _{dest} , vr _{src}	Each unmasked VP writes into vr_{dest} the right logical shift of vr_{src} . The result is rounded as per the fixed-point rounding mode. The shift amount is taken from vc_{vshamt} .
229	Saturating Left Shift	vsls.u[.1] vr _{dest} , vr _{src}	Each unmasked VP writes into vrdest the unsigned saturating left shift of vrsrc. The shift amount is taken from vcwshamt.
303	Multiply Upper Halves	$ \begin{aligned} &\text{vxumul.u} \bigg\{. \text{vv}[.1] \;\; \text{vr}_{\text{dest}} , \;\; \text{vr}_{\text{src1}} , \;\; \text{vr}_{\text{src2}} \\ &\text{sv}[.1] \;\; \text{vr}_{\text{dest}} , \;\; \text{vs}_{\text{src1}} , \;\; \text{vr}_{\text{src2}} \end{aligned} $	Each unmasked VP computes the unsigned integer product of the upper halves of vs _{src1} /vr _{src1} and vr _{src2} . This result is written into vr _{dest} after a logical right shift and fixed-point round. The shift amount is taken from vc _{vshamt} .
286	Multiply Lower Halves	$ \begin{aligned} \text{vxlmul.u} & \left\{.\text{vv}[.1] \text{vr}_{\text{dest}} \text{, } \text{vr}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \right. \\ & \left. \text{vxlmul.u} \left\{.\text{sv}[.1] \text{vr}_{\text{dest}} \text{, } \text{vs}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \right. \end{aligned} \end{aligned} $	Each unmasked VP computes the unsigned integer product of the lower halves of vs _{src1} /vr _{src1} and vr _{src2} . This result is written into vr _{dest} after a logical right shift and fixed-point round. The shift amount is taken from vc _{vshamt} .
292	Multiply Add Upper Halves		Each unmasked VP computes the unsigned integer product of the upper halves of vs _{src1} /vr _{src1} and vr _{src2} . This result is added into vr _{dost} after a logical right shift and fixed-point round. The final result is saturated. The shift amount is taken from vc _{vshamt} .
298	Multiply Subtract Upper Halves	$ \begin{aligned} &\text{vxumsub.u} \\ &\left\{. \text{vv}[.1] \text{vr}_{\text{dest}} \text{, } \text{vr}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ &. \text{sv}[.1] \text{vr}_{\text{dest}} \text{, } \text{vs}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \end{aligned} \end{aligned} $	Each unmasked VP computes the unsigned integer product of the upper halves of vs _{src1} /vr _{src1} and vr _{src2} . This result is subtracted from vr _{dest} after a logical right shift and fixed-point round. The final result is saturated. The shift amount is taken from vc _{vshamt} .
275	Multiply Add Lower Halves	$ \begin{aligned} & \text{vxlmadd.u} \\ & \left\{. \text{vv}[.1] \text{vr}_{\text{dest}}, \text{vr}_{\text{src1}}, \text{vr}_{\text{src2}} \\ &. \text{sv}[.1] \text{vr}_{\text{dest}}, \text{vs}_{\text{src1}}, \text{vr}_{\text{src2}} \end{aligned} \end{aligned} $	Each unmasked VP computes the unsigned integer product of the lower halves of vs_{src1}/vr_{src1} and vr_{src2} . This result is added into vr_{dest} after a logical right shift and fixed-point round. The final result is saturated. The shift amount is taken from vc_{vshamt} .
281	Multiply Subtract Lower Halves	$ \begin{aligned} & \text{vxlmsub.u} \\ & \left\{. \text{vv}[.1] \text{vr}_{\text{dest}}, \text{vr}_{\text{src1}}, \text{vr}_{\text{src2}} \\ &. \text{sv}[.1] \text{vr}_{\text{dest}}, \text{vs}_{\text{src1}}, \text{vr}_{\text{src2}} \end{aligned} \end{aligned} $	Each unmasked VP computes the unsigned integer product of the lower halves of vs_{src1}/vr_{src1} and vr_{src2} . This result is subtracted from vr_{dest} after a logical right shift and fixed-point round. The final result is saturated. The shift amount is taken from vc_{vshamt} .

Figure 2.12: Unsigned Fixed-Point Instructions

Page	Operation	Assembly	Summary
110	And	$ ext{vfand} egin{cases} . ext{vv } ext{vf}_{ ext{dest}} , ext{vf}_{ ext{src1}} , ext{vf}_{ ext{src2}} \ . ext{sv } ext{vf}_{ ext{dest}} , ext{vs}_{ ext{src1}} , ext{vf}_{ ext{src2}} \ \end{cases}$	Each VP writes into vf _{dest} the logical <i>and</i> of vs _{src1} /vf _{src1} and vf _{src2} . This instruction is not masked.
128	Or	$vfor egin{cases} .vv \ vf_{dest}, \ vf_{src1}, \ vf_{src2} \ .sv \ vf_{dest}, \ vs_{src1}, \ vf_{src2} \ \end{cases}$	Each VP writes into vf_{dest} the logical or of vs_{src1}/vf_{src1} and vf_{src2} . This instruction is not masked.
138	Xor	$vfxor egin{cases} .vv \ vf_{dest}, \ vf_{src1}, \ vf_{src2} \ .sv \ vf_{dest}, \ vs_{src1}, \ vf_{src2} \ \end{cases}$	Each VP writes into vf_{dest} the logical xor of vs_{src1}/vf_{src1} and vf_{src2} . This instruction is not masked.
127	Nor	$vfnor egin{cases} .vv \ vf_{dest}, \ vf_{src1}, \ vf_{src2} \ .sv \ vf_{dest}, \ vs_{src1}, \ vf_{src2} \ \end{cases}$	Each VP writes into vf_{dest} the logical nor of vs_{src1}/vf_{src1} and vf_{src2} . This instruction is not masked.
111	Clear	vfclr vf _{dest}	Each VP writes zero into vf _{dest} . This instruction is not masked.
132	Set	vfset vf _{dest}	Each VP writes one into vfdost. This instruction is not masked, but is subject to vector length.

Figure 2.13: Vector Flag Logical Instructions

Page	Operation	Assembly	Summary
142	Iota	viota vr _{dest} , vf _{src}	The list of VPs with bits set in vf _{src} is placed in vr _{dest} . This is the compressed index vector of vf _{src} . This instruction is not masked.
70	Continuous Iota	vciota vr_{dest}, vf_{src}	The continuous index vector of $\mathbf{vf_{src1}}$ is placed in register $\mathbf{vr_{dest}}$. The continuous index vector's value at $\mathbf{vp_i}$ is equal to the population count of flag values for $\mathbf{vp_0} \cdots \mathbf{vp_{i-1}}$. This instruction is not masked.
130	Population Count	vfpop vs _{dest} , vf _{src}	The population count of vf_{src} is placed in vs_{dest} . This instruction is not masked.
113	Find First One	vfff1 v s _{dest} , vf _{src}	The location of the first set bit of vf_{src} is placed in vs_{dest} . This instruction is not masked. If there is no set bit in vf_{src} , then the vector length is placed in vs_{dest} .
114	Find Last One	vffll vs_{dest}, vf_{src}	The location of the last set bit of vf_{src} is placed in vs_{dest} . This instruction is not masked. If there is no set bit in vf_{src} , then the vector length is placed in vs_{dest} .
133	Set Before First One	vfsetbf vf _{dest} , vf _{src}	Regiser vf _{dest} is filled with ones up to and not including the first set bit in vf _{src} . Remaining positions in vf _{dest} are cleared. If vf _{src} contains no set bits, vf _{dest} is set to all ones. This instruction is not masked.
134	Set Including First One	$\text{vfsetif } \textbf{vf}_{\texttt{dest}} \text{, } \textbf{vf}_{\texttt{src}}$	Regiser vf_{dest} is filled with ones up to and including the first set bit in vf_{src} . Remaining positions in vf_{dest} are cleared. If vf_{src} contains no set bits, vf_{dest} is set to all ones. This instruction is not masked.
135	Set Only First One	vfsetof vf_{dest} , vf_{src}	Regiser vf_{dest} is filled with zeros except for the position of the first set bit in vf_{src} . If vf_{src} contains no set bits, vf_{dest} is set to all zeros. This instruction is not masked.
126	Move To 8	vfmt8 vf _{dest} , vr _{src}	Registers $vf_{dest} \cdots vf_{dest+7}$ are set with the contents of vr_{src} . This instruction is not masked, but is subject to vector length. The flag register specifier must be a multiple of 8.
125	Move From 8	vfmf8 vr _{dest} , vf _{src}	Registers $\mathbf{vf}_{src} \cdots \mathbf{vf}_{src+7}$ are copied into \mathbf{vr}_{dest} . This instruction is not masked, but is subject to vector length. The flag register specifier must be a multiple of 8.
112	Clear 8	vfclr8 vf _{dest}	Each VP writes zero into $vf_{dest} \cdots vf_{dest+7}$. This instruction is not masked, but is subject to vector length. The flag register specifier must be a multiple of 8.
129	Or 8	vfor8 vf _{dest} , vf _{src}	Each VP performs an OR-write of $\mathbf{vf_{src}} \cdots \mathbf{vf_{src+7}}$ into $\mathbf{vf_{dest}} \cdots \mathbf{vf_{dest+7}}$. This instruction is not masked, but is subject to vector length. Each flag register specifier must be a multiple of 8.

Figure 2.14: Vector Flag Processing Instructions

Page	Operation	Assembly	Summary
140	Vector Insert	vins.vv vr _{dest} , vr _{src2}	The leading portion of $\mathbf{vr_{src}}$ is inserted into $\mathbf{vr_{dost}}$. $\mathbf{vr_{dost}}$ must be different than $\mathbf{vr_{src}}$. Leading and trailing entries of $\mathbf{vr_{dost}}$ are not touched. The lower $\mathbf{vc_{logmv1}}$ bits of vector control register $\mathbf{vc_{vindox}}$ specifies the starting position in $\mathbf{vr_{dost}}$. The vector length specifies the number of elements to transfer. This instruction is not masked.
139	Scalar Insert	vins.sv vr _{dest} , vs _{src}	The contents of $\mathbf{vs_{src}}$ are written into $\mathbf{vr_{dest}}$ at position $\mathbf{vc_{vindex}}$. The lower $\mathbf{vc_{logmv1}}$ bits of $\mathbf{vc_{vindex}}$ are used. This instruction is not masked and does not use vector length.
102	Vector Extract	vext.vv vr _{dest} , vr _{src}	A portion of vr_{src} is extracted into the front of vr_{dest} . vr_{dest} must be different than vr_{src} . Trailing entries of vr_{dest} are not touched. The lower vc_{logmv1} bits of vector control register vc_{vindex} specifies the starting position in vr_{src} . The vector length specifies the number of elements to transfer. This instruction is not masked.
100	Scalar Extract	vext.sv vs _{dest} , vr _{src2}	Element vc_{vindex} of vr_{src} is written into vs_{dest} . The lower vc_{logmvl} bits of vc_{vindex} are used. The value is sign-extended. This instruction is not masked and does not use vector length.
101	Scalar Extract	vext.u.sv vs _{dest} , vr _{src}	Element vc_{vindex} of vr_{src} is written into vs_{dest} . The lower vc_{logmvl} bits of vc_{vindex} are used. The value is zero-extended. This instruction is not masked and does not use vector length.
79	Compress	vcompress[.1] vrdest, vrsrc	All unmasked elements of vr _{src} are catenated to form a vector whose length is the population count of the mask (subject to vector length). The result is placed at the front of vr _{dest} , leaving trailing elements untouched. vr _{dest} must be different than vr _{src} .
99	Expand	vexpand[.1] vrdest, vrsrc	The first n elements of $\mathbf{vr_{src}}$ are written into the unmasked positions of $\mathbf{vr_{dest}}$, where n is the population count of the mask (subject to vector length). Masked positions in $\mathbf{vr_{dest}}$ are not touched. $\mathbf{vr_{dest}}$ must be different than $\mathbf{vr_{src}}$.
165	Merge	$\text{vmerge} \begin{cases} . \text{vv}[.1] \text{vr}_{\text{dest}} , \text{vr}_{\text{src1}} , \text{vr}_{\text{src2}} \\ . \text{sv}[.1] \text{vr}_{\text{dest}} , \text{vs}_{\text{src1}} , \text{vr}_{\text{src2}} \\ . \text{vs}[.1] \text{vr}_{\text{dest}} , \text{vr}_{\text{src1}} , \text{vs}_{\text{src2}} \end{cases}$	Each VP copies into vr_{dest} either vs_{src1}/vr_{src1} if the mask is 0, or vs_{src2}/vr_{src2} if the mask is 1. At least one source is a vector. Scalar sources are truncated to the virtual processor width.
115	Scalar Insert	vfins vf _{dest} , vs _{src}	The boolean value of vs_{src} is written into vf_{dest} at position vc_{vindex} . The lower vc_{logmv1} bits of vc_{vindex} are used. This instruction is not masked and does not use vector length.

Figure 2.15: Vector Processing Instructions I

Page	Operation	Assembly	Summary
103	Extract Half	vexthalf vr_{dest} , vr_{src}	The top half of vr_{src} is extracted into the front of vr_{dest} . vr_{dest} must be different than vr_{src} . Trailing entries of vr_{dest} are not touched. The vector length specifies the length of vr_{src} . This instruction is not masked. The vector length must be a power of two, and must be at least two.
104	Half	vhalf vr _{dest} , vr _{src}	The top half of $\mathbf{vr_{src}}$ is extracted into the front of $\mathbf{vr_{dest}}$. $\mathbf{vr_{dest}}$ must be different than $\mathbf{vr_{src}}$. Trailing entries of $\mathbf{vr_{dest}}$ are not touched. The vector length specifies the length of $\mathbf{vr_{src}}$. This instruction is not masked. The vector length must be a power of two, and must be at least two. After execution, the vector length register is divided by two.
108	Half Up	vhalfup vr _{dest} , vr _{src}	This instruction does one half of one step of a butterfly permutation. Paired with <code>vhalfdn</code> , it can be used to perform an in-register butterfly permutation. vr_{dest} must be different than vr_{src} . vc_{vindex} specifies the log of both the length and the separation of the sub-vectors that are moved from vr_{src} to vr_{dest} . The sub-vectors are shifted up within each $2*2^{vc_{vindex}}$ block by $2^{vc_{vindex}}$ elements. This writes half of the elements within each block in vr_{dest} ; the remaining elements are not touched. This instruction is not masked. vc_{v1} must be at least 2 and must be a power of 2. $2^{vc_{vindex}}$ must be less than vc_{v1} .
106	Half Down	vhalfdn vr _{dest} , vr _{src}	This instruction does one half of one step of a butterfly permutation. Paired with <code>vhalfdn</code> , it can be used to perform an in-register butterfly permutation. $\mathbf{vr_{dost}} \text{ must be different than } \mathbf{vr_{src}}. \ \mathbf{vc_{vindex}} \text{ specifies the log of both the length and the separation of the sub-vectors that are moved from $\mathbf{vr_{src}}$ to $\mathbf{vr_{dost}}$. The sub-vectors are shifted down within each 2 * 2^{\mathbf{vC_{vindex}}} block by 2^{\mathbf{vC_{vindex}}} elements. This writes half of the elements within each block in $\mathbf{vr_{dost}}$; the remaining elements are not touched. This instruction is not masked. \mathbf{vc_{v1}} must be at least 2 and must be a power of 2. 2^{\mathbf{vC_{vindex}}} must be less than $\mathbf{vc_{v1}}$.$

Figure 2.16: Vector Processing Instructions II

Page	Operation	Assembly	Summary
116	Flag Load	vfld vf _{dest} [, v base[, v inc]]	The VPs perform a contiguous vector flag load into $\mathbf{vf_{dest}}$. $\mathbf{vf_{dest}}$ should be different than the speculative load fault flag register if the instruction is speculative. The base address is given by \mathbf{vbase} (default is $\mathbf{vbase_0}$), and must be 16-bit aligned. The bytes are loaded in little-endian order. The signed increment in \mathbf{vinc} (default is $\mathbf{vinc_0}$) is added to \mathbf{vbase} as a side-effect. This instruction is not masked.
143	Unit Stride Load	$vld \begin{cases} .b \\ .h \\ .w \\ .1 \end{cases} [.1] vr_{dest}[,vbase[,vinc]]$	The VPs perform a contiguous vector load into vr_{dest} . The base address is given by $vbase$ (default is $vbase_0$), and must be aligned to the width of the data in memory. The signed increment in $vinc$ (default is $vinc_0$) is added to $vbase$ as a side-effect. The width of each element in memory is given by the opcode. The loaded value is sign-extended to the virtual processor width.
146	Unit Stride Load	$vld.u \begin{cases} .b \\ .h \\ .w \end{cases} [.1] vr_{dest}[, vbase[, vinc]]$	Operation is identical to vld, except that loaded values are zero-extended to the virtual processor width instead of sign-extended.
148	Variable Stride Load	$vlds \begin{cases} .b \\ .h \\ .w \\ .1 \end{cases} [.1] vr_{dest}[,vbase[,vstride[,vinc]]]$	The VPs perform a strided vector load into vr_{dest} . The base address is given by $vbase$ (default is $vbase_0$), and must be aligned to the width of the data in memory. The $signed$ stride is given by $vstride$ (default is $vstride_0$). The stride is in terms of elements, not in terms of bytes. The signed increment in $vinc$ (default is $vinc_0$) is added to $vbase$ as a side-effect. The width of each element in memory is given by the opcode. The loaded value is signextended to the virtual processor width.
151	Variable Stride Load	$vlds.u = \begin{cases} .b \\ .h \\ .w \end{cases} [.1] vr_{dest}[,vbase[,vstride[,vinc]]]$	Operation is identical to vlds, except that loaded values are zero-extended to the virtual processor width instead of sign-extended.
153	Indexed Load	$vldx = \begin{cases} .b \\ .h \\ .w \\ .1 \end{cases} [.1] vr_{dest}, vr_{offsets}[,vbase]$	The VPs perform an indexed vector load into vrdest. The base address is given by vbase (default is vbase ₀). The signed offsets are given by vr _{offsets} . The offsets are in units of bytes, not in units of elements. The effective addresses must be aligned to the width of the data in memory. The width of each element in memory is given by the opcode. The loaded value is sign-extended to the virtual processor width.
155	Indexed Load	$vldx.u \begin{cases} .b \\ .h \\ .w \end{cases} [.1] vr_{dest}, vr_{offsets}[, vbase]$	Operation is identical to vldx, except that loaded values are zero-extended to the virtual processor width instead of sign-extended.

Figure 2.17: Vector Load Instructions

Page	Operation	Assembly	Summary
136	Flag Store	$\texttt{vfst} \ \ \textbf{vf}_{\texttt{src}}[, \textbf{vbase}[, \textbf{vinc}]]$	The VPs perform a contiguous vector flag store of vf _{src} . The base address is given by vbase (default is vbase ₀), and must be 16-bit aligned. A multiple of 16 bits is written, padding with zeros as necessary. The bytes are stored in little-endian order. The signed increment in vinc (default is vinc ₀) is added to vbase as a side-effect. This instruction is not masked.
245	Unit Stride Store	$vst \begin{cases} .b \\ .h \\ .w \\ .1 \end{cases} [.1] vr_{src}[, vbase[, vinc]]$	The VPs perform a contiguous vector store of vrsrc. The base address is given by vbase (default is vbase ₀), and must be aligned to the width of the data in memory. The signed increment in vinc (default is vinc ₀) is added to vbase as a side-effect. The width of each element in memory is given by the opcode. The register value is truncated from the VP width to the memory width. The VPs access memory in order.
247	Variable Stride Store	$vsts \begin{cases} .b \\ .h \\ .w \\ .1 \end{cases} [.1] vr_{src}[,vbase[,vstride[,vinc]]]$	The VPs perform a contiguous vector store of vr _{src} . The base address is given by vbase (default is vbase ₀), and must be aligned to the width of the data in memory. The <i>signed</i> stride is given by vstride (default is vstride ₀). The stride is in terms of elements, not in terms of bytes. The signed increment in vinc (default is vinc ₀) is added to vbase as a side-effect. The width of each element in memory is given by the opcode. The register value is truncated from the VP width to the memory width. The VPs access memory in order.
249	Unordered Indexed Store	$vstx \begin{cases} .b \\ .h \\ .w \\ .1 \end{cases} [.1] vr_{src}, vr_{offsets}[, vbase]$	The VPs perform an indexed vector store of vr _{src} . The base address is given by vbase (default is vbase ₀). The <i>signed</i> offsets are given by vr _{offsets} . The offsets are in units of bytes, not in units of elements. The effective addresses must be aligned to the width of the data in memory. The register value is truncated from the VP width to the memory width. The stores may be performed in any order.
251	Ordered Indexed Store	$vstxo \begin{cases} .b \\ .h \\ .w \\ .1 \end{cases} [.1] vr_{src}, vr_{offsets}[, vbase]$	Operation is identical to vstx, except that the VPs access memory in order.

Figure 2.18: Vector Store Instructions

Page	Operation	Assembly	Summary
48	Control From Cop2	cfc2 r _{dest} , vc _{src}	vc _{src} is copied into register r _{dest} .
50	Move To Cop2	mtc2 r _{src} , vs _{dest}	$r_{\tt src}$ is copied into register $v_{\tt sdest}$.
49	Control To Cop2	ctc2 r _{src} , vc _{dest}	r_{src} is copied into register vc_{dest} . Writing vc_{vpw} changes vc_{mv1} , vc_{logmv1} , and $vc_{vsafev1}$ as a sideeffect.

Figure 2.19: Coprocessor Interface Instructions

Page	Operation	Assembly	Summary
164	Move Scalar To Control	vmstc vc _{dest} , vs _{src}	Register vs _{src} is copied to vc _{dest} . Writing vc _{vpw} changes vc _{mv1} , vc _{logmv1} , and vc _{vsafev1} as a side-effect. This instruction may write only vc _{v1} , vc _{vpw} , vc _{vshamt} , vc _{vindex} , and vc _{vcat} .
173	Move Control To Scalar	vmcts $\mathbf{v}\mathbf{s}_{\text{dest}}$, $\mathbf{v}\mathbf{c}_{\text{src}}$	Register vc _{src} is copied to vs _{dest} .
224	Saturate Vector Length	vsatvl	The vector length register is saturated to the maximum vector length.
56	Commit Speculative Arithmetic	vacommit[.exact][.1]	Any pending vector arithmetic exceptions generated by speculative operations are raised. This instruction operates under mask and vector length. The exceptions are precise if either .exact is specified, or if vcvmode specifies exact exceptions.
163	Commit Speculative Arithmetic	vmcommit[.exact][.1]	Any pending vector memory exceptions generated by speculative operations are raised. This instruction operates under mask and vector length. The exceptions are precise if either .exact is specified, or if vcvmode specifies exact exceptions.
261	Sync	$\operatorname{vsync}\left\{ \begin{array}{l} .\operatorname{sav} \\ .\operatorname{vas} \\ .\operatorname{vav} \\ .\operatorname{vp} \end{array} \right\} \left\{ \begin{array}{l} \phi \\ .\operatorname{raw} \\ .\operatorname{war} \\ .\operatorname{waw} \end{array} \right\}$	Enforces scalar-after-vector, vector-after-scalar, vector-after-vector, or intra-vp memory ordering. If none of raw/war/waw are specified, then all are in effect. All relevant memory references preceding the sync must appear to execute before all relevant memory references following the sync. Order is defined as program order.
213	Register Sync	$\operatorname{vrsync} \left\{ egin{array}{l} .\operatorname{sav} \\ .\operatorname{vav} \\ .\operatorname{vp} \end{array} ight\} \left\{ egin{array}{l} \phi \\ .\operatorname{raw} \\ .\operatorname{war} \\ .\operatorname{waw} \end{array} ight\} \operatorname{vr}_{\operatorname{dest}}$	Enforces scalar-after-vector, vector-after-scalar, vector-after-vector, or intra-vp memory ordering. If none of raw/war/waw are specified, then all are in effect. The most recent memory reference to \mathbf{vr}_{dest} preceding the sync must appear to execute before all relevant memory references following the sync. Order is defined as program order.

Figure 2.20: Miscellaneous Instructions

Page	Operation	Assembly	Summary
262	TLB Probe	vtlbp	This instruction is not yet implemented.
263	TLB Read	vtlbr	This instruction is not yet implemented.
264	TLB Write Indexed	vtlbwi	This instruction is not yet implemented.
265	TLB Write Random	vtlbwr	This instruction is not yet implemented.
131	Flush Vector Unit	vflush	The vector unit must be frozen. All in-flight instructions are flushed. The register files are not touched.

Figure 2.21: Miscellaneous Kernel-Mode Instructions

Appendix A


Instruction Formats

The vector register format (VR-Type) specifies three registers and a 10-bit opcode in the coprocessor-2 opcode space. The 10-bit vector opcode is split into two pieces:



Note that single-source VR-type instructions use field src1 to specify the source register.


There are two instruction formats that are used by the coprocessor interface instructions to move data between the scalar and vector units:



There are several instruction formats used by the instructions that move data between the vector scalar and vector control register files:



Each class of vector memory access - unit-stride, constant-stride, and indexed - has its own instruction format:



 $\it NOTE: The \ vsync \ instruction \ uses \ some \ special \ formats, \ to \ be \ defined \ soon...$

Appendix B

Instruction Definitions

CFC2

Control From Coprocessor 2



Assembly

```
cfc2 r_{dest}, vc_{src}
```

Operation

```
if (!user_readable (VC[src])) { /* assume user mode for now */
  Raise vIUI;
}
x = pdinst->get_src_vc (src);
GPR[dest] = x;
```

Description

 vc_{src} is copied into register r_{dest} .

Exceptions

vIUI Illegal Use of Instruction Exception

Notes

Control To Coprocessor 2

CTC2

	31 20	5 25 21	20 16	15 10	9 0
CXC-Type	cop2	ct	src	dest	0
_	6	5	5	6	10

Assembly

```
ctc2 \, r_{\text{src}}, \, vc_{\text{dest}}
```

Operation

```
if (!user_writable (VC[dest])) { /* assume user mode for now */
  Raise vIUI;
}
x = pdinst->get_src_gpr (src);
if (dest == VcVpw) {
  x &= 0x3; /* force vpw to a legal value */
  VC[vpw] = x;
  VC[mv1] = MVL[x];
  VC[logmv1] = LOGMVL[x];
} else {
  VC[dest] = x;
}
```

Description

 r_{src} is copied into register vc_{dest} . Writing vc_{vpw} changes vc_{mvl} , vc_{logmvl} , and vc_{vsafevl} as a side-effect

Exceptions

```
vIntVector Integer ExceptionvFPEVector Floating-Point ExceptionvIUIIllegal Use of Instruction Exception
```

Notes

MTC2

Move To Coprocessor 2



Assembly

```
mtc2 r_{src}, vs_{dest}
```

Operation

```
x = pdinst->get_src_gpr (src);
VS[dest] = x;
```

Description

 r_{src} is copied into register vs_{dest} .

Exceptions

None.

Notes

Vector Integer Absolute Value

VABS

	31	26 25	24 2	21 20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	0	src	dest	op	
_	6	1	4	5	5	5	6	

Assembly

```
vabs[.1] vr_{dest}, vr_{src}
```

Operation

```
if (vl > mvl) {
 Raise vIVL;
raise_F = false;
for (vp = 0; vp < mvl; vp++) {
  if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = abs(x);
    if (abs_overflow (x, z)) \{
      f = true;
      if (!speculative && F_enabled) {
        raise_F = true;
        z = VR[dest][vp]; /* don't write result */
      }
    } else {
      f = VF[vfe_F][vp];
  } else {
    z = VR[dest][vp];
    f = VF[vfe_F][vp];
  VR[dest][vp] = z;
  VF[vfe_F][vp] = f;
if (raise_F) {
  Raise vAri;
```

Description

Each unmasked VP writes into vr_{dest} the absolute value of vr_{src} .

VABS(cont.)

Vector Integer Absolute Value

Exceptions

vIVL Invalid Vector Length Exception

Notes

This operation is only defined for signed operands.

Vector Floating-Point Absolute Value

VABS.fmt



Assembly

$$\operatorname{vabs} \left\{ \begin{array}{l} . \ s \\ . \ d \end{array} \right\} [.1] \ \operatorname{vr}_{\operatorname{dest}}, \ \operatorname{vr}_{\operatorname{src}}$$

Operation (Single Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 2) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
    x = VR[src][vp];
    z = abs_s (x, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false;
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
 VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid | VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 || VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z \mid | VF[vfe_Z][vp];
 VF[vfe_V][vp] = V | VF[vfe_V][vp];
 VF[vfe_E][vp] = E || VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
 Raise vAri;
```

VABS.fmt(cont.)

Vector Floating-Point Absolute Value

Operation (Double Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = abs_d (x, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false;
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

Vector Floating-Point Absolute Value

VABS.fmt(cont.)

Description

Each unmasked VP places the floating-point absolute value of vr_{src} into vr_{dest} .


Exceptions

vIVL Invalid Vector Length ExceptionvIUI Illegal Use of Instruction Exception

Notes

VACOMMIT

Commit Speculative Arithmetic



Assembly

vacommit[.exact][.1]

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
F = S = I = U = O = Z = V = E = false;
for (vp = 0; vp < vl; vp++) {
   if (VF[mask][vp]) {
     F = F || (VF[vfe_F][vp] && F_enabled);
     S = S || (VF[vfe_S][vp] && S_enabled);
     I = I || (VF[vfe_I][vp] && I_enabled);
     U = U || (VF[vfe_U][vp] && U_enabled);
     O = O || (VF[vfe_O][vp] && O_enabled);
     Z = Z || (VF[vfe_Z][vp] && Z_enabled);
     V = V || (VF[vfe_V][vp] && V_enabled);
     E = E || VF[vfe_E][vp];
   }
}
if (F || S || I || U || O || Z || V || E) {
   Raise vAri;
}</pre>
```

Description

Any pending vector arithmetic exceptions generated by speculative operations are raised. This instruction operates under mask and vector length. The exceptions are precise if either .exact is specified, or if vc_{vmode} specifies exact exceptions.

Exceptions

None.

Notes

Signed Vector Integer Add

VADD

	31	26 25	24	21 20 16	15 11	10 6	5	0
VR-Type	cop2	1	op	src2	src1	dest	op	1
-	6	1	4	5	5	5	6	

Assembly

```
vadd \begin{cases} . \ vv[.1] \ vr_{\tt dest} \,, \ vr_{\tt src1} \,, \ vr_{\tt src2} \\ . \ sv[.1] \ vr_{\tt dest} \,, \ vs_{\tt src1} \,, \ vr_{\tt src2} \end{cases}
```

Operation

```
if (vl > mvl) {
  Raise vIVL;
raise_F = false;
for (vp = 0; vp < mvl; vp++) {
  if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else {
      x = VS[src1];
      y = VR[src2][vp];
    z = x + y;
    if (add_overflow (x, y, z)) \{
      f = true;
      if (!speculative && F_enabled) {
       raise_F = true;
        z = VR[dest][vp]; /* don't write result */
    } else {
      f = VF[vfe_F][vp];
  } else {
   z = VR[dest][vp];
    f = VF[vfe_F][vp];
  VR[dest][vp] = z;
  VF[vfe_F][vp] = f;
if (raise_F) {
 Raise vAri;
```

VADD(cont.)

Signed Vector Integer Add

Description

Each unmasked VP writes into vr_{dest} the signed integer sum of vs_{src1}/vr_{src1} and vr_{src2} .

Exceptions

vIVL Invalid Vector Length Exception

Notes

Unsigned Vector Integer Add

VADD.U

	31	26 25	24 21	1 20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	src2	src1	dest	op	1
_	6	1	4	5	5	5	6	

Assembly

$$vadd.u \begin{cases} . \, vv[.1] & \text{vr}_{\text{dest}} \text{, } vr_{\text{src1}} \text{, } vr_{\text{src2}} \\ . \, sv[.1] & \text{vr}_{\text{dest}} \text{, } vs_{\text{src1}} \text{, } vr_{\text{src2}} \end{cases}$$

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < mvl; vp++) {
   if (vp < vl && VF[mask][vp]) {
      if (vv) {
         x = VR[src1][vp];
        y = VR[src2][vp];
      } else {
        x = VS[src1];
        y = VR[src2][vp];
      }
      z = x + y;
   } else {
      z = VR[dest][vp];
   }
   VR[dest][vp] = z;
}</pre>
```

Description

Each unmasked VP writes into vr_{dest} the unsigned integer sum of vs_{src1}/vr_{src1} and vr_{src2} .

Exceptions

vIVL Invalid Vector Length Exception

Notes

The only difference between vadd and vadd.u is that vadd can overflow, while vadd.u cannot.

VADD.fmt

Vector Floating-Point Add



Assembly

$$vadd \begin{cases} . \ s \\ . \ d \end{cases} \begin{cases} . \ vv[.1] \ \ vr_{\text{dest}} \text{, } \ vr_{\text{src1}} \text{, } \ vr_{\text{src2}} \\ . \ sv[.1] \ \ vr_{\text{dest}} \text{, } \ vs_{\text{src1}} \text{, } \ vr_{\text{src2}} \end{cases}$$

Operation (Single Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 2) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else {
      x = VS[src1];
      y = VR[src2][vp];
    z = add_s (x, y, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
 VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U || VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 || VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z \mid | VF[vfe_Z][vp];
 VF[vfe_V][vp] = V || VF[vfe_V][vp];
 VF[vfe_E][vp] = E | VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
 Raise vAri;
```

VADD.fmt(cont.)

Vector Floating-Point Add

Operation (Double Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else {
      x = VS[src1];
      y = VR[src2][vp];
    z = add_d (x, y, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false; }
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
 VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U || VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 || VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z \mid | VF[vfe_Z][vp];
 VF[vfe_V][vp] = V || VF[vfe_V][vp];
 VF[vfe_E][vp] = E | VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
 Raise vAri;
```

Vector Floating-Point Add

VADD.fmt(cont.)

Description

Each unmasked VP places the floating-point sum of vr_{src1}/vs_{src1} and vr_{src2} into vr_{dest} .

Exceptions

vIVLInvalid Vector Length ExceptionvIUIIllegal Use of Instruction Exception

Notes

VAND Vector And



Assembly

$$vand \begin{cases} . \ vv[.1] \ vr_{dest}, \ vr_{src1}, \ vr_{src2} \\ . \ sv[.1] \ vr_{dest}, \ vs_{src1}, \ vr_{src2} \end{cases}$$

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < mvl; vp++) {
   if (vp < vl && VF[mask][vp]) {
      if (vv) {
         x = VR[src1][vp];
        y = VR[src2][vp];
      } else {
        x = VS[src1];
        y = VR[src2][vp];
      }
      z = x & y;
   } else {
      z = VR[dest][vp];
   }
   VR[dest][vp] = z;
}</pre>
```

Description

Each VP writes into vrdest the bit-wise logical and of vssrc1/vrsrc1 and vrsrc2.

Exceptions

vIVL Invalid Vector Length Exception

Notes

Vector Floating-Point Ceiling

VCEIL



Assembly

$$\operatorname{vceil} \left\{ \begin{array}{l} . \, w \\ . \, 1 \end{array} \right\} \left\{ \begin{array}{l} . \, s \\ . \, d \end{array} \right\} [.1] \, \operatorname{vr}_{\operatorname{dest}}, \, \operatorname{vr}_{\operatorname{src}}$$

Operation (Single to Word)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 2) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = ceil_s_{to_w} (x, FS, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false;
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
 VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 || VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z \mid | VF[vfe_Z][vp];
 VF[vfe_V][vp] = V | VF[vfe_V][vp];
 VF[vfe_E][vp] = E || VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
 Raise vAri;
```

VCEIL(cont.)

Vector Floating-Point Ceiling

Operation (Double to Word)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = ceil_d_{to_w} (x, FS, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

Vector Floating-Point Ceiling

VCEIL(cont.)

Operation (Single to Long)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = ceil_s_{to_l}(x, FS, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

VCEIL(cont.)

Vector Floating-Point Ceiling

Operation (Double to Long)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = ceil_d_{to_l} (x, FS, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 | VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

Vector Floating-Point Ceiling

VCEIL(cont.)

Description

Each unmasked VP places into vr_{dest} the result of converting vr_{src} from a floating-point format to a signed integer format, using the *ceiling* rounding mode.


Exceptions

vIVLInvalid Vector Length ExceptionvIUIIllegal Use of Instruction Exception

Notes

VCIOTA

Vector Continuous Iota



Assembly

```
vciota vr<sub>dest</sub>, vf<sub>src</sub>
```

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
count = 0;
for (vp = 0; vp < vl; vp++) {
   VR[dest][vp] = count;
   if (VF[src][vp]) {
      count++;
   }
}
for (vp = vl; vp < mvl; vp++) {
   x = VR[dest][vp];
   VR[dest][vp] = x;
}</pre>
```

Description

The continuous index vector of $\mathbf{vf}_{\mathtt{src1}}$ is placed in register $\mathbf{vr}_{\mathtt{dest}}$. The continuous index vector's value at vp_i is equal to the population count of flag values for $\mathrm{vp}_0 \cdots \mathrm{vp}_{i-1}$. This instruction is not masked.

Exceptions

vIVL Invalid Vector Length Exception

Notes

The continuous and compressed index vectors of a flag register of all 1's are the same.

Signed Vector Integer Compare

VCMP

	31	26 25	24 21	20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	src2	src1	dest	op	l
_	6	1	4	5	5	5	6	

Assembly

$$\begin{aligned} & \text{vcmp} \begin{cases} .\text{ eq} \\ .\text{neq} \end{cases} \begin{cases} .\text{vv}[.1] \text{ vf}_{\text{dest}}, \text{ vr}_{\text{src1}}, \text{ vr}_{\text{src2}} \\ .\text{sv}[.1] \text{ vf}_{\text{dest}}, \text{ vs}_{\text{src1}}, \text{ vr}_{\text{src2}} \end{cases} \\ & \text{vcmp} \begin{cases} .\text{lt} \\ .\text{le} \end{cases} \begin{cases} .\text{vv}[.1] \text{ vf}_{\text{dest}}, \text{ vr}_{\text{src1}}, \text{ vr}_{\text{src2}} \\ .\text{sv}[.1] \text{ vf}_{\text{dest}}, \text{ vs}_{\text{src1}}, \text{ vr}_{\text{src2}} \\ .\text{vs}[.1] \text{ vf}_{\text{dest}}, \text{ vr}_{\text{src1}}, \text{ vs}_{\text{src2}} \end{cases} \end{aligned}$$

Operation

```
if (vl > mvl) {
 Raise vIVL;
for (vp = 0; vp < mvl; vp++) {
 if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else if (sv) {
      x = VS[src1];
      y = VR[src2][vp];
    } else {
      x = VR[src1][vp];
      y = VS[src2];
    b = x OP y;
  } else {
    b = VF[dest][vp];
  VF[dest][vp] = b;
```

Description

Each unmasked VP writes into vf_{dest} the signed integer comparison of vs_{src1}/vr_{src1} and vs_{src2}/vr_{src2} , where at least one source is a vector. A true predicate yields 1; a false predicate yields 0.

VCMP(cont.)

Signed Vector Integer Compare

Exceptions

vIVL Invalid Vector Length Exception

Notes

Commutative operations are not provided in $\mbox{.}\mbox{vs}$ form.

Unsigned Vector Integer Compare

VCMP.U

31	1	26 25	24 21	20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	src2	src1	dest	op	ı
' <u></u>	6	1	4	5	5	5	6	

Assembly

$$vcmp.u \begin{cases} . \, l\, t \\ . \, l\, e \end{cases} \begin{cases} . \, vv[.1] \, \, vf_{dest} \, , \, \, vr_{src1} \, , \, \, vr_{src2} \\ . \, sv[.1] \, \, vf_{dest} \, , \, \, vs_{src1} \, , \, \, vr_{src2} \\ . \, vs[.1] \, \, vf_{dest} \, , \, \, vr_{src1} \, , \, \, vs_{src2} \end{cases}$$

Operation

```
if (vl > mvl) {
 Raise vIVL;
for (vp = 0; vp < mvl; vp++) {
 if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else if (sv) {
      x = VS[src1];
      y = VR[src2][vp];
    } else {
      x = VR[src1][vp];
      y = VS[src2];
   b = x OP y;
  } else {
   b = VF[dest][vp];
  VF[dest][vp] = b;
```

Description

Each unmasked VP writes into vf_{dest} the unsigned integer comparison of vs_{src1}/vr_{src1} and vs_{src2}/vr_{src2} , where at least one source is a vector. A true predicate yields 1; a false predicate yields 0.

VCMP.U(cont.)

Unsigned Vector Integer Compare

Exceptions

vIVL Invalid Vector Length Exception

Notes

Commutative operations are not provided in .vs form. The .eq and .neq are provided only as signed comparisons, since those operations are independent of signedness.

Vector Floating-Point Compare

VCMP.fmt

	31	26 25	24	21 20 16	15 11	10 6	5	0
VR-Type	cop2	1	op	src2	src1	dest	op	1
-	6	1	4	5	5	5	6	

Assembly

$$vcmp \begin{cases} .s \\ .sf \\ .un \\ .ngle \\ .eq \\ .seq \\ .ueq \\ .ngl \end{cases} \begin{cases} .vv[.1] \ vf_{dest}, \ vr_{src1}, \ vr_{src2} \\ .sv[.1] \ vf_{dest}, \ vs_{src1}, \ vr_{src2} \end{cases}$$

$$vcmp \begin{cases} .s \\ .d \\ .d \end{cases} \begin{cases} .olt \\ .lt \\ .ult \\ .ult \\ .nge \\ .ole \\ .le \\ .ule \\ .ngt \end{cases} \begin{cases} .vv[.1] \ vf_{dest}, \ vr_{src1}, \ vr_{src2} \\ .sv[.1] \ vf_{dest}, \ vs_{src1}, \ vr_{src2} \end{cases}$$

VCMP.fmt(cont.)

Vector Floating-Point Compare

Operation (Single Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 2) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else if (sv) {
      x = VS[src1];
      y = VR[src2][vp];
    } else {
      x = VR[src1][vp];
      y = VS[src2];
    b = cmp_s < op > (x, y, FS, RM, \&I, \&U, \&O, \&Z, \&V, \&E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
       b = VF[dest][vp];
  } else {
    b = VF[dest][vp];
 VF[dest][vp] = b;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U || VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 || VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
 VF[vfe_V][vp] = V || VF[vfe_V][vp];
 VF[vfe_E][vp] = E || VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
 Raise vAri;
```

VCMP.fmt(cont.)

Operation (Double Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else if (sv) {
      x = VS[src1];
      y = VR[src2][vp];
    } else {
      x = VR[src1][vp];
      y = VS[src2];
    b = cmp\_d\_op> \ (x, y, FS, RM, \&I, \&U, \&O, \&Z, \&V, \&E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
       b = VF[dest][vp];
  } else {
    b = VF[dest][vp];
 VF[dest][vp] = b;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U || VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 || VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z || VF[vfe_Z][vp];
 VF[vfe_V][vp] = V || VF[vfe_V][vp];
 VF[vfe_E][vp] = E | VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
 Raise vAri;
```

VCMP.fmt(cont.)

Vector Floating-Point Compare

Description

Each unmasked VP writes into vf_{dest} the floating-point comparison of vs_{src1}/vr_{src1} and vs_{src2}/vr_{src2} , where at least one source is a vector. A true predicate yields 1; a false predicate yields 0.

Exceptions

vIVLInvalid Vector Length ExceptionvIUIIllegal Use of Instruction Exception

Notes

Commutative operations are not provided in .vs form.

Vector Compress

VCOMPRESS



Assembly

```
vcompress[.1] vr<sub>dest</sub>, vr<sub>src</sub>
```

Operation

```
if (vl > mvl) {
   Raise vIUI;
}
if (src == dest) {
   Raise vIUI;
}
count = 0;
for (vp = 0; vp < mvl; vp++) {
   if (vp < vl && VF[mask][vp]) {
      x = VR[src][vp];
      VR[dest][count++] = x;
   }
}
for (vp = count; vp < mvl; vp++) {
   x = VR[dest][vp];
   VR[dest][vp] = x;
}</pre>
```

Description

All unmasked elements of vr_{src} are catenated to form a vector whose length is the population count of the mask (subject to vector length). The result is placed at the front of vr_{dest} , leaving trailing elements untouched. vr_{dest} must be different than vr_{src} .


Exceptions

```
vIUI Illegal Use of Instruction Exception
vIVL Invalid Vector Length Exception
```

Notes

Compress is the opposite of expand. The vector length applies to vr_{src} and the mask.

VCVT Vector Convert



Assembly

$$vcvt.s. \begin{cases} .d \\ .w \\ .1 \end{cases} [.1] vr_{dest}, vr_{src}$$

$$vcvt.d. \begin{cases} .s \\ .1 \end{cases} [.1] vr_{dest}, vr_{src}$$

$$vcvt.w. \begin{cases} .s \\ .d \end{cases} [.1] vr_{dest}, vr_{src}$$

$$vcvt.l. \begin{cases} .s \\ .d \end{cases} [.1] vr_{dest}, vr_{src}$$

Vector Convert VCVT(cont.)

Operation (Double to Single)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = cvt_d_{to_s} (x, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

VCVT(cont.) Vector Convert

Operation (Word to Single)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 2) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = cvt_w_{to_s} (x, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
 Raise vAri;
```

Vector Convert VCVT(cont.)

Operation (Long to Single)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = cvt_l_to_s (x, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
 VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

VCVT(cont.) Vector Convert

Operation (Single to Double)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = cvt_s_{to_d} (x, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

Vector Convert VCVT(cont.)

Operation (Long to Double)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = cvt_l_to_d (x, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

VCVT(cont.) Vector Convert

Operation (Single to Word)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 2) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = cvt_s_{to} (x, FS, RM, \&I, \&U, \&O, \&Z, \&V, \&E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

Vector Convert VCVT(cont.)

Operation (Double to Word)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = cvt_d_{to_w} (x, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

VCVT(cont.) Vector Convert

Operation (Single to Long)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = cvt_s_{t_0} (x, FS, RM, \&I, \&U, \&O, \&Z, \&V, \&E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

Vector Convert VCVT(cont.)

Operation (Double to Long)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = cvt_d_{to_1} (x, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

VCVT(cont.) Vector Convert

Description

Each unmasked VP places into vr_{dest} the result of converting vr_{src} from one integer or floating-point format to another.

Exceptions

vIVLInvalid Vector Length ExceptionvIUIIllegal Use of Instruction Exception

Notes

The difference between vcvt and the other floating-point conversion instructions (vtrunc, vfloor, vround, and vceil) is that vcvt implicitly uses the default rounding mode (specified in vector control register vc_{vmode}), where the other instructions use explicit rounding modes.

Signed Vector Integer Divide

VDIV

31	1	26 25	24 21	20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	src2	src1	dest	op	ı
' <u></u>	6	1	4	5	5	5	6	

Assembly

```
v div \begin{cases} . \ vv[.1] \ vr_{\text{dest}} \ , \ vr_{\text{src1}} \ , \ vr_{\text{src2}} \\ . \ sv[.1] \ vr_{\text{dest}} \ , \ vs_{\text{src1}} \ , \ vr_{\text{src2}} \\ . \ vs[.1] \ vr_{\text{dest}} \ , \ vr_{\text{src1}} \ , \ vs_{\text{src2}} \end{cases}
```

Operation

```
if (vl > mvl) {
 Raise vIVL;
for (vp = 0; vp < mvl; vp++) {
 if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else if (sv) {
      x = VS[src1];
      y = VR[src2][vp];
    } else {
      x = VR[src1][vp];
      y = VS[src2];
    if (y == 0) {
      z = VR[dest][vp];
    } else {
      z = x / y;
  } else {
   z = VR[dest][vp];
  VR[dest][vp] = z;
```

Description

Each unmasked VP writes into vr_{dest} the signed integer quotient of vs_{src1}/vr_{src1} and vs_{src2}/vr_{src2}, where at least one source is a vector.

VDIV(cont.)

Signed Vector Integer Divide

Exceptions

vIVL Invalid Vector Length Exception

Notes

The result is undefined if the divisor is zero.

Unsigned Vector Integer Divide

VDIVU

31	1	26 25	24 21	20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	src2	src1	dest	op	ı
' <u></u>	6	1	4	5	5	5	6	

Assembly

```
vdiv.u \begin{cases} . \ vv[.1] \ vr_{\text{dest}}, \ vr_{\text{src1}}, \ vr_{\text{src2}} \\ . \ sv[.1] \ vr_{\text{dest}}, \ vs_{\text{src1}}, \ vr_{\text{src2}} \\ . \ vs[.1] \ vr_{\text{dest}}, \ vr_{\text{src1}}, \ vs_{\text{src2}} \end{cases}
```

Operation

```
if (vl > mvl) {
 Raise vIVL;
for (vp = 0; vp < mvl; vp++) \{
 if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else if (sv) {
      x = VS[src1];
      y = VR[src2][vp];
    } else {
      x = VR[src1][vp];
      y = VS[src2];
    if (y == 0) {
      z = VR[dest][vp];
    } else {
      z = x / y;
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
```

Description

Each unmasked VP writes into vr_{dest} the unsigned integer quotient of vs_{src1}/vr_{src1} and vs_{src2}/vr_{src2} , where at least one source is a vector.

VDIVU(cont.)

Unsigned Vector Integer Divide

Exceptions

vIVL Invalid Vector Length Exception

Notes

The result is undefined if the divisor is zero.

Vector Floating-Point Divide

VDIV.fmt

Assembly

$$vdiv \begin{cases} .\text{ s} \\ .\text{ d} \end{cases} \begin{cases} .\text{ } vv[.1] \text{ } vr_{\text{dest}}\text{, } vr_{\text{src1}}\text{, } vr_{\text{src2}} \\ .\text{ } sv[.1] \text{ } vr_{\text{dest}}\text{, } vs_{\text{src1}}\text{, } vr_{\text{src2}} \\ .\text{ } vs[.1] \text{ } vr_{\text{dest}}\text{, } vr_{\text{src1}}\text{, } vs_{\text{src2}} \end{cases}$$

VDIV.fmt(cont.)

Vector Floating-Point Divide

Operation (Single Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 2) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else if (sv) {
      x = VS[src1];
      y = VR[src2][vp];
    } else {
      x = VR[src1][vp];
      y = VS[src2];
    z = div_s (x, y, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
  } else {
    z = VR[dest][vp];
 VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 || VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
 VF[vfe_V][vp] = V || VF[vfe_V][vp];
 VF[vfe_E][vp] = E || VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
 Raise vAri;
```

VDIV.fmt(cont.)

Operation (Double Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else if (sv) {
      x = VS[src1];
      y = VR[src2][vp];
    } else {
      x = VR[src1][vp];
      y = VS[src2];
    z = div_d (x, y, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
  } else {
    z = VR[dest][vp];
 VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid | VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z || VF[vfe_Z][vp];
 VF[vfe_V][vp] = V || VF[vfe_V][vp];
 VF[vfe_E][vp] = E | VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
 Raise vAri;
```

VDIV.fmt(cont.)

Vector Floating-Point Divide

Description

Each unmasked VP places the floating-point quotient of vr_{src1}/vs_{src1} and vr_{src2}/vf_{src2} into vr_{dest} , where at least one souce is a vector.


Exceptions

vIVLInvalid Vector Length ExceptionvIUIIllegal Use of Instruction Exception

Notes

None.

Vector Expand VEXPAND



Assembly

```
vexpand[.1] vrdest, vrsrc
```

Operation

```
if (vl > mvl) {
   Raise vIUI;
}
if (src == dest) {
   Raise vIUI;
}
count = 0;
for (vp = 0; vp < mvl; vp++) {
   if (vp < vl && VF[mask][vp]) {
      x = VR[src][count++];
   } else {
      x = VR[dest][vp];
   }
   VR[dest][vp] = x;
}</pre>
```

Description

The first n elements of $\mathtt{vr}_{\mathtt{src}}$ are written into the unmasked positions of $\mathtt{vr}_{\mathtt{dest}}$, where n is the population count of the mask (subject to vector length). Masked positions in $\mathtt{vr}_{\mathtt{dest}}$ are not touched. $\mathtt{vr}_{\mathtt{dest}}$ must be different than $\mathtt{vr}_{\mathtt{src}}$.

Exceptions

```
vIUIIllegal Use of Instruction ExceptionvIVLInvalid Vector Length Exception
```

Notes

Expand is the opposite of compress. The vector length applies to vr_{dest} and the mask.

VEXT.SV

Signed Scalar-Vector Extract



Assembly

```
vext.sv vs<sub>dest</sub>, vr<sub>src2</sub>
```

Operation

```
vindex &= mvl - 1; /* force vindex into valid range */
x = VR[src][vindex];
VS[dest] = x;
```

Description

Element vc_{vindex} of vr_{src} is written into vs_{dest} . The lower vc_{logmv1} bits of vc_{vindex} are used. The value is sign-extended. This instruction is not masked and does not use vector length.

Exceptions

None.

Notes

None.

Unsigned Scalar-Vector Extract

VEXT.U.SV

	31	26 25	24	21 20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	0	src	dest	op	ĺ
-	6	1	4	5	5	5	6	

Assembly

```
vext.u.sv vs<sub>dest</sub>, vr<sub>src</sub>
```

Operation

```
vindex &= mvl - 1; /* force vindex into valid range */
x = VR[src][vindex];
VS[dest] = x;
```

Description

Element vc_{vindex} of vr_{src} is written into vs_{dest} . The lower vc_{logmvl} bits of vc_{vindex} are used. The value is zero-extended. This instruction is not masked and does not use vector length.

Exceptions

None.

Notes

Floating-point extraction should be done with this instruction.

VEXT.VV

Vector-Vector Extract



Assembly

```
vext.vv vrdest, vrsrc
```

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
if (src == dest) {
   Raise vIUI;
}
vindex &= mvl - 1; /* force vindex into valid range */
for (vp = 0; vp < vl && vp + vindex < mvl; vp++) {
   x = VR[src][vp + vindex];
   VR[dest][vp] = x;
}
for (; vp < mvl; vp++) {
   x = VR[dest][vp];
   VR[dest][vp] = x;
}</pre>
```

Description

A portion of vr_{src} is extracted into the front of vr_{dest} . vr_{dest} must be different than vr_{src} . Trailing entries of vr_{dest} are not touched. The lower vc_{logmvl} bits of vector control register vc_{vindex} specifies the starting position in vr_{src} . The vector length specifies the number of elements to transfer. This instruction is not masked.

Exceptions


```
vIVI Illegal Use of Instruction Exception
vIVL Invalid Vector Length Exception
```

Notes

If vindex + vl $_{\dot{6}}$ mvl, then the only elements copied are those whose source vp number is legal. Vector-vector extract is the opposite of vector-vector insert.

Vector Extract Half

VEXTHALF



Assembly

```
vexthalf vrdest, vrsrc
```

Operation

```
if (vl > mvl || vl == 1 || !is_pow2 (vl)) {
   Raise vIVL;
}
if (src == dest) {
   Raise vIUI;
}
for (vp = 0; vp < vl / 2; vp++) {
   x = VR[src][vl / 2 + vp];
   VR[dest][vp] = x;
}
for (vp = vl / 2; vp < mvl; vp++) {
   x = VR[dest][vp];
   VR[dest][vp] = x;
}</pre>
```

Description

The top half of vr_{src} is extracted into the front of vr_{dest} . vr_{dest} must be different than vr_{src} . Trailing entries of vr_{dest} are not touched. The vector length specifies the length of vr_{src} . This instruction is not masked. The vector length must be a power of two, and must be at least two.


Exceptions

```
vIUI Illegal Use of Instruction Exception
vIVL Invalid Vector Length Exception
```

Notes

This instruction is a special-case of the vext.vv instruction. This instruction may be used to implement reductions efficiently.

VHALF Vector Half



Assembly

```
vhalf vr<sub>dest</sub>, vr<sub>src</sub>
```

Operation

```
if (vl > mvl || vl == 1 || !is_pow2 (vl)) {
   Raise vIVL;
}
if (src == dest) {
   Raise vIUI;
}
for (vp = 0; vp < vl / 2; vp++) {
   x = VR[src][vl / 2 + vp];
   VR[dest][vp] = x;
}
for (vp = vl / 2; vp < mvl; vp++) {
   x = VR[dest][vp];
   VR[dest][vp] = x;
}
VC[vc_vl] = vl / 2;</pre>
```

Description

The top half of vr_{src} is extracted into the front of vr_{dest} . vr_{dest} must be different than vr_{src} . Trailing entries of vr_{dest} are not touched. The vector length specifies the length of vr_{src} . This instruction is not masked. The vector length must be a power of two, and must be at least two. After execution, the vector length register is divided by two.

Vector Half VHALF(cont.)

Exceptions

vIUIIllegal Use of Instruction ExceptionvIVLInvalid Vector Length Exception

Notes

This instruction is identical to the vexthalf instruction, except that this instruction also halves the vector length register. This instruction may be used to implement reductions efficiently.

VHALFDN Vector Half Down



Assembly

 $vhalfdn\, \mathtt{vr}_{\mathtt{dest}},\, \mathtt{vr}_{\mathtt{src}}$

Operation

```
if (vl > mvl || vl == 1 || !is_pow2 (vl)) {
 Raise vIVL;
if (src == dest) {
 Raise vIUI;
L = 1 \ll vindex;
if (L >= vl) \{
 vl = 0; /* operation not defined */
for (vp = 0; vp < vl; vp += 2 * L) {
  for (i = 0; i < L; i++) {
   x = VR[src][vp + L + i];
   VR[dest][vp + i] = x;
   x = VR[dest][vp + L + i];
    VR[dest][vp + L + i] = x;
  }
}
for (vp = vl; vp < mvl; vp++) \{
 x = VR[dest][vp];
 VR[dest][vp] = x;
```

Vector Half Down

VHALFDN(cont.)

Description

This instruction does one half of one step of a butterfly permutation. Paired with vhalfdn, it can be used to perform an in-register butterfly permutation. vr_{dest} must be different than vr_{src} . vc_{vindex} specifies the log of both the length and the separation of the sub-vectors that are moved from vr_{src} to vr_{dest} . The sub-vectors are shifted down within each $2*2^{vc_{vindex}}$ block by $2^{vc_{vindex}}$ elements. This writes half of the elements within each block in vr_{dest} ; the remaining elements are not touched. This instruction is not masked. vc_{v1} must be at least 2 and must be a power of 2. $2^{vc_{vindex}}$ must be less than vc_{v1} .

Exceptions

vIUI Illegal Use of Instruction ExceptionvIVL Invalid Vector Length Exception

Notes

This instruction may be used to implement multiple reductions efficiently.

VHALFUP Vector Half Up



Assembly

vhalfup vrdest, vrsrc

Operation

```
if (vl > mvl || vl == 1 || !is_pow2 (vl)) {
  Raise vIVL;
if (src == dest) {
  Raise vIUI;
L = 1 \ll vindex;
if (L >= vl) \{
 vl = 0; /* operation not defined */
for (vp = 0; vp < vl; vp += 2 * L) {
  for (i = 0; i < L; i++) {
   x = VR[src][vp + i];
   VR[dest][vp + L + i] = x;
   x = VR[dest][vp + i];
   VR[dest][vp + i] = x;
 }
}
for (vp = vl; vp < mvl; vp++) {</pre>
 x = VR[dest][vp];
 VR[dest][vp] = x;
```

Vector Half Up

VHALFUP(cont.)

Description

This instruction does one half of one step of a butterfly permutation. Paired with vhalfdn, it can be used to perform an in-register butterfly permutation. vr_{dest} must be different than vr_{src} . vc_{vindex} specifies the log of both the length and the separation of the sub-vectors that are moved from vr_{src} to vr_{dest} . The sub-vectors are shifted up within each $2*2^{vc_{vindex}}$ block by $2^{vc_{vindex}}$ elements. This writes half of the elements within each block in vr_{dest} ; the remaining elements are not touched. This instruction is not masked. vc_{v1} must be at least 2 and must be a power of 2. $2^{vc_{vindex}}$ must be less than vc_{v1} .

Exceptions

vIUI Illegal Use of Instruction ExceptionvIVL Invalid Vector Length Exception

Notes

If vc_{vindex} is $vc_{v1}/2$, this instruction is identical to the vexthalf instruction. This instruction may be used to implement multiple reductions efficiently.

VFAND Vector Flag And



Assembly

```
v f and \begin{cases} . \ vv \ vf_{dest}, \ vf_{src1}, \ vf_{src2} \\ . \ sv \ vf_{dest}, \ vs_{src1}, \ vf_{src2} \end{cases}
```

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < mvl; vp++) {
   if (vp < vl) {
      if (vv) {
        a = VF[src1][vp];
        b = VF[src2][vp];
      } else {
        a = (VS[src1] != 0);
        b = VF[src2][vp];
      }
      c = a && b;
   } else {
      c = VF[dest][vp];
   }
   VF[dest][vp] = c;
}</pre>
```

Description

Each VP writes into vf_{dest} the logical and of vs_{src1}/vf_{src1} and vf_{src2}. This instruction is not masked.

Exceptions

vIVL Invalid Vector Length Exception

Notes

A scalar source used as a boolean operand is false when zero and true when non-zero.

Vector Flag Clear

VFCLR

	31	26 25	24	21 20	16 15	11 10	6 5	0
VR-Type	cop2	1	op	0	0	dest	op	
-	6	1	4	5	5	5	6	

Assembly

vfclr vf_{dest}

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < mvl; vp++) {
   if (vp < vl) {
      c = false;
   } else {
      c = VF[dest][vp];
   }
   VF[dest][vp] = c;
}</pre>
```

Description

Each VP writes zero into $vf_{\tt dest}$. This instruction is not masked.

Exceptions

vIVL Invalid Vector Length Exception

Notes

VFCLR8

Vector Flag Clear 8



Assembly

vfclr8 vf_{dest}

Operation

```
assert ((dest % 8) == 0);
if (vl > mvl) {
  Raise vIVL;
}
for (vp = 0; vp < vl; vp++) {
  for (i = 0; i < 8; i++) {
    VF[dest + i][vp] = false;
  }
}
for (vp = vl; vp < mvl; vp++) {
  for (i = 0; i < 8; i++) {
    c = VF[dest + i][vp];
    VF[dest + i][vp] = c;
  }
}</pre>
```

Description

Each VP writes zero into $vf_{dest} \cdots vf_{dest+7}$. This instruction is not masked, but is subject to vector length. The flag register specifier must be a multiple of 8.

Exceptions

vIVLInvalid Vector Length ExceptionvIUIIllegal Use of Instruction Exception

Notes

Vector Flag Find First One

VFFF1

	31	26 25	24 2	21 20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	0	src	dest	op	
_	6	1	4	5	5	5	6	

Assembly

```
vfff1 vs<sub>dest</sub>, vf<sub>src</sub>
```

Operation

```
count = 0;
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < vl; vp++) {
   if (VF[src][vp]) {
     break;
   }
}
VS[dest] = vp;</pre>
```

Description

The location of the first set bit of vf_{src} is placed in vs_{dest} . This instruction is not masked. If there is no set bit in vf_{src} , then the vector length is placed in vs_{dest} .


Exceptions

vIVL Invalid Vector Length Exception

Notes

VFFL1

Vector Flag Find Last One



Assembly

```
vffl1 vs<sub>dest</sub>, vf<sub>src</sub>
```

Operation

```
last = vl;
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < vl; vp++) {
   if (VF[src][vp]) {
     last = vp;
   }
}
VS[dest] = last;</pre>
```

Description


The location of the last set bit of vf_{src} is placed in vs_{dest} . This instruction is not masked. If there is no set bit in vf_{src} , then the vector length is placed in vs_{dest} .

Exceptions

vIVL Invalid Vector Length Exception

Notes

Scalar-Vector Insert VFINS



Assembly

```
vfins \; \mathtt{vf}_{\mathtt{dest}}, \, \mathtt{vs}_{\mathtt{src}}
```

Operation

```
vindex &= mvl - 1; /* force vindex into valid range */
for (vp = 0; vp < vindex && vp < mvl; vp++) {
    b = VF[dest][vp];
    VF[dest][vp] = b;
}
b = (VS[src] != 0);
VF[dest][vindex] = b;
for (vp = vindex + 1; vp < mvl; vp++) {
    b = VF[dest][vp];
    VF[dest][vp] = b;
}</pre>
```

Description

The boolean value of vs_{src} is written into vf_{dest} at position vc_{vindex} . The lower vc_{logmv1} bits of vc_{vindex} are used. This instruction is not masked and does not use vector length.


Exceptions

None.

Notes

A scalar source used as a boolean operand is false when zero and true when non-zero.

VFLD Vector Flag Load



Assembly

```
vfld vfdest[, vbase[, vinc]]
```

Operation

```
if (vl > mvl) {
 Raise vIVL;
/* load 16-bit chunks; not 8-bit chunks! */
for (vp = 0; vp < vl; vp += 16) {
 va = base + vp / 8;
 if ((va & 0x1) != 0) \{ /* Address must be 16-bit aligned */
    fault[vp] = vAdEL;
  } else {
    fault[vp] = translate (READ, 2, va, &pa[vp]);
  if (!speculative && fault[vp] != Exc_none) {
   Raise fault[vp];
for (vp = 0; vp < mvl; vp++) {
 if (speculative) {
    a = VF[vfe_L][vp];
   VF[vfe_L][vp] = a;
 b = VF[dest][vp];
 VF[dest][vp] = b;
for (vp = 0; vp < v1; vp += 16) \{
 if (fault[vp] != Exc_none) {
   assert (speculative);
   for (i = 0; i < 16; i++) {
      VF[vfe_L][vp + i] = true;
  } else {
   x = unsigned_load (pa[vp], 2);
    for (i = 0; i < 16 && vp + i < vl; i++) \{
     loc = i < 8 ? i + 8 : i - 8; /* bytes are little-endian */
     b = (x >> loc) & 0x1;
     VF[dest][vp + i] = b;
  }
VC[vc_base] = base + inc;
```

Description

The VPs perform a contiguous vector flag load into vf_{dest} . vf_{dest} should be different than the speculative load fault flag register if the instruction is speculative. The base address is given by vbase (default is $vbase_0$), and must be 16-bit aligned. The bytes are loaded in little-endian order. The signed increment in vinc (default is $vinc_0$) is added to vbase as a side-effect. This instruction is not masked.

VFLD(cont.) Vector Flag Load

Exceptions

$\Delta T \Lambda \Gamma$	Invalid Vector Length Exception
VIUI	Illegal Use of Instruction Exception
vAdEL	Vector Address Error (Load)
vMod	Vector TLB Modification Exception
vTLBL	Vector TLB Exception (Load)
vDBEA	Vector Bus Error Exception (Address)
vDBED	Vector Bus Error Exception (Data)
vWatch	Watch Address Exception

Notes

Exactly VL bits are loaded into the destination register. All addresses are checked and translated before any values are loaded. A load fault causes an exception only if the instruction is non-speculative. A speculative faulting load does not load any value.

Vector Floating-Point Floor

VFLOOR

Assembly

$$vfloor \left\{ \begin{array}{l} . \, \, w \\ . \, \, 1 \end{array} \right\} \left\{ \begin{array}{l} . \, \, s \\ . \, \, d \end{array} \right\} [.1] \, \, \mathtt{vr}_{\mathtt{dest}}, \, \mathtt{vr}_{\mathtt{src}}$$

VFLOOR(cont.)

Vector Floating-Point Floor

Operation (Single to Word)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 2) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = floor_s_{to_w} (x, FS, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

Vector Floating-Point Floor

VFLOOR(cont.)

Operation (Double to Word)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = floor_d_{to_w} (x, FS, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false;
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

VFLOOR(cont.)

Vector Floating-Point Floor

Operation (Single to Long)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = floor_s_{to_l} (x, FS, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

Vector Floating-Point Floor

VFLOOR(cont.)

Operation (Double to Long)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = floor_d_to_l (x, FS, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false;
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

VFLOOR(cont.)

Vector Floating-Point Floor

Description

Each unmasked VP places into vr_{dest} the result of converting vr_{src} from a floating-point format to a signed integer format, using the *floor* rounding mode.

Exceptions

vIVLInvalid Vector Length ExceptionvIUIIllegal Use of Instruction Exception

Notes

Vector Flag Move From 8

VFMF8

	31	26 25	24 21	20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	0	src	dest	op	l
_	6	1	4	5	5	5	6	

Assembly

```
vfmf8 vr<sub>dest</sub>, vf<sub>src</sub>
```

Operation

```
assert ((src % 8) == 0);
if (vl > mvl) {
  Raise vIVL;
}
for (vp = 0; vp < vl; vp++) {
  x = 0;
  for (i = 0; i < 8; i++) {
    if (VF[src+i][vp]) {
      x |= 1 << i;
    }
  }
  VR[dest][vp] = x;
}
for (vp = vl; vp < mvl; vp++) {
  x = VR[dest][vp];
  VR[dest][vp] = x;
}</pre>
```

Description

Registers vf_{src+7} are copied into vr_{dest} . This instruction is not masked, but is subject to vector length. The flag register specifier must be a multiple of 8.

Exceptions


```
vIVLInvalid Vector Length ExceptionvIUIIllegal Use of Instruction Exception
```

Notes

The mapping of flag registers into vr_{dest} is not defined, but must be consistent with the vfmt8 instruction. The result of this instruction is only meaningful to the vfmt8 instruction.

VFMT8

Vector Flag Move To 8



Assembly

vfmt8 vf_{dest}, vr_{src}

Operation

```
assert ((dest % 8) == 0);
if (v1 > mv1) {
  Raise vIVL;
}
for (vp = 0; vp < v1; vp++) {
  x = VR[src][vp];
  for (i = 0; i < 8; i++) {
    b = (x >> i) & 0x1;
    VF[dest + i][vp] = b;
  }
}
for (vp = v1; vp < mv1; vp++) {
  for (i = 0; i < 8; i++) {
    b = VF[dest + i][vp];
    VF[dest + i][vp] = b;
  }
}</pre>
```

Description

Registers $vf_{dest} \cdots vf_{dest+7}$ are set with the contents of vr_{src} . This instruction is not masked, but is subject to vector length. The flag register specifier must be a multiple of 8.

Exceptions

vIVLInvalid Vector Length ExceptionvIUIIllegal Use of Instruction Exception

Notes

The mapping of flag registers in vr_{src} is not defined, but is consistent with the vfmf8 instruction. Register vr_{src} must contain the ressult of a previous vfmf8 instruction.

Vector Flag Nor

VFNOR

	31	26 25	24 21	20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	src2	src1	dest	op	l
_	6	1	4	5	5	5	6	

Assembly

```
vfnor \begin{cases} . \ vv \ vf_{\text{dest}} \ , \ vf_{\text{src1}} \ , \ vf_{\text{src2}} \\ . \ sv \ vf_{\text{dest}} \ , \ vs_{\text{src1}} \ , \ vf_{\text{src2}} \end{cases}
```

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < mvl; vp++) {
   if (vp < vl) {
      if (vv) {
        a = VF[src1][vp];
        b = VF[src2][vp];
      } else {
        a = (VS[src1] != 0);
        b = VF[src2][vp];
      }
      c = !(a || b);
   } else {
      c = VF[dest][vp];
   }
   VF[dest][vp] = c;
}</pre>
```

Description

Each VP writes into vf_{dest} the logical *nor* of vs_{src1}/vf_{src1} and vf_{src2}. This instruction is not masked.

Exceptions

vIVL Invalid Vector Length Exception

Notes

A scalar source used as a boolean operand is false when zero and true when non-zero.

VFOR Vector Flag Or



Assembly

$$v for \begin{cases} . \ vv \ vf_{\text{dest}} \ , \ vf_{\text{src1}} \ , \ vf_{\text{src2}} \\ . \ sv \ vf_{\text{dest}} \ , \ vs_{\text{src1}} \ , \ vf_{\text{src2}} \end{cases}$$

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < mvl; vp++) {
   if (vp < vl) {
      if (vv) {
        a = VF[src1][vp];
        b = VF[src2][vp];
      } else {
        a = (VS[src1] != 0);
        b = VF[src2][vp];
      }
      c = a || b;
      } else {
      c = VF[dest][vp];
   }
   VF[dest][vp] = c;
}</pre>
```

Description

Each VP writes into vf_{dest} the logical or of vs_{src1}/vf_{src1} and vf_{src2} . This instruction is not masked.

Exceptions

vIVL Invalid Vector Length Exception

Notes

A scalar source used as a boolean operand is false when zero and true when non-zero.

Vector Flag Or 8

VFOR8

	31	26 25	24 21	20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	0	src	dest	op	l
_	6	1	4	5	5	5	6	

Assembly

```
vfor8 vf<sub>dest</sub>, vf<sub>src</sub>
```

Operation

```
assert ((src % 8) == 0);
assert ((dest % 8) == 0);
if (vl > mvl) {
  Raise vIVL;
}
for (vp = 0; vp < vl; vp++) {
  for (i = 0; i < 8; i++) {
    a = VF[dest + i][vp];
    b = VF[src + i][vp];
    VF[dest + i][vp] = a || b;
}
for (vp = vl; vp < mvl; vp++) {
  for (i = 0; i < 8; i++) {
    c = VF[dest + i][vp];
    VF[dest + i][vp] = c;
}
</pre>
```

Description

Each VP performs an OR-write of $vf_{src} - vf_{src+7}$ into $vf_{dest} - vf_{dest+7}$. This instruction is not masked, but is subject to vector length. Each flag register specifier must be a multiple of 8.

Exceptions

```
vIVL Invalid Vector Length Exception
vIUI Illegal Use of Instruction Exception
```

Notes

VFPOP

Vector Flag Population Count



Assembly

```
vfpop vs<sub>dest</sub>, vf<sub>src</sub>
```

Operation

```
count = 0;
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < vl; vp++) {
   if (VF[src][vp]) {
      count++;
   }
}
VS[dest] = count;</pre>
```

Description


The population count of vf_{src} is placed in vs_{dest} . This instruction is not masked.

Exceptions

vIVL Invalid Vector Length Exception

Notes

Flush Vector Unit VFLUSH



Assembly

vflush

Operation

fprintf (stderr, "vflush not yet implementedn");

Description


The vector unit must be frozen. All in-flight instructions are flushed. The register files are not touched.

Exceptions

None.

Notes

VFSET Vector Flag Set



Assembly

vfset vfdest

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < mvl; vp++) {
   if (vp < vl) {
      c = true;
   } else {
      c = VF[dest][vp];
   }
   VF[dest][vp] = c;
}</pre>
```

Description

Each VP writes one into vf_{dest}. This instruction is not masked, but is subject to vector length.

Exceptions

vIVL Invalid Vector Length Exception

Notes

Vector Flag Set Before First One

VFSETBF

3	1	26 25	24 21	20 16	15 11	10 6	5 0
VR-Type	cop2	1	op	0	src	dest	op
	6	1	4	5	5	5	6

Assembly

vfsetbf vfdest, vfsrc

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < vl; vp++) {
   if (VF[src][vp]) {
     break;
   }
   VF[dest][vp] = true;
}
for (; vp < vl; vp++) {
   VF[dest][vp] = false;
}
for (vp = vl; vp < mvl; vp++) {
   b = VF[dest][vp];
   VF[dest][vp] = b;
}</pre>
```

Description

Regiser vf_{dest} is filled with ones up to and not including the first set bit in vf_{src} . Remaining positions in vf_{dest} are cleared. If vf_{src} contains no set bits, vf_{dest} is set to all ones. This instruction is not masked.


Exceptions

vIVL Invalid Vector Length Exception

Notes

VFSETIF

Vector Flag Set Including First One



Assembly

vfsetif vf_{dest}, vf_{src}

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < vl; vp++) {
   b = VF[src][vp];
   VF[dest][vp] = true;
   if (b) {
     break;
   }
}
for (++vp; vp < vl; vp++) {
   VF[dest][vp] = false;
}
for (vp = vl; vp < mvl; vp++) {
   b = VF[dest][vp];
   VF[dest][vp] = b;
}</pre>
```

Description

Regiser vf_{dest} is filled with ones up to and including the first set bit in vf_{src} . Remaining positions in vf_{dest} are cleared. If vf_{src} contains no set bits, vf_{dest} is set to all ones. This instruction is not masked.

Exceptions

vIVL Invalid Vector Length Exception

Notes

Vector Flag Set Only First One

VFSETOF

	31	26 25	24	21 20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	0	src	dest	op	ĺ
-	6	1	4	5	5	5	6	

Assembly

vfsetof vfdest, vfsrc

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < vl; vp++) {
   if (VF[src][vp]) {
     break;
   }
   VF[dest][vp] = false;
}
if (vp < vl) {
   VF[dest][vp] = true;
}
for (++vp; vp < vl; vp++) {
   VF[dest][vp] = false;
}
for (vp = vl; vp < mvl; vp++) {
   b = VF[dest][vp];
   VF[dest][vp] = b;
}</pre>
```

Description

Regiser vf_{dest} is filled with zeros except for the position of the first set bit in vf_{src} . If vf_{src} contains no set bits, vf_{dest} is set to all zeros. This instruction is not masked.

Exceptions

vIVL Invalid Vector Length Exception

Notes

VFST Vector Flag Store



Assembly

```
vfst vf<sub>src</sub>[, vbase[, vinc]]
```

Operation

```
if (vl > mvl) {
 Raise vIVL;
for (vp = 0; vp < vl; vp += 16) {
 va = base + vp / 8;
  if ((va & 0x1) != 0) { /* Address must be 16-bit aligned */
    fault[vp] = vAdEL;
  } else {
    fault[vp] = translate (WRITE, 2, va, &pa[vp]);
  if (fault[vp] != Exc_none) {
    Raise fault[vp];
for (vp = 0; vp < vl; vp += 16) {
 addr = pa[vp];
 x = 0;
 for (i = 0; i < 16; i++) {
    loc = i < 8 ? i + 8 : i - 8; /* bytes are little-endian */
   b = vp + i > vl ? false : VF[src][vp + i];
   x |= b << loc;
  store (addr, 2, x);
VC[vc_base] = base + inc;
```

Description

The VPs perform a contiguous vector flag store of vf_{src}. The base address is given by vbase (default is vbase₀), and must be 16-bit aligned. A multiple of 16 bits is written, padding with zeros as necessary. The bytes are stored in little-endian order. The signed increment in vinc (default is vinc₀) is added to vbase as a side-effect. This instruction is not masked.

Vector Flag Store

VFST(cont.)


Exceptions

$ extsf{vIVL}$	Invalid Vector Length Exception
vAdES	Vector Address Error (Store)
vMod	Vector TLB Modification Exception
vTLBS	Vector TLB Exception (Store)
vDBEA	Vector Bus Error Exception (Address)
vDBED	Vector Bus Error Exception (Data)
vWatch	Watch Address Exception

Notes

All addresses are checked and translated before any values are stored.

VFXOR Vector Flag Xor



Assembly

```
vfxor \begin{cases} . \ vv \ vf_{\text{dest}} \ , \ vf_{\text{src1}} \ , \ vf_{\text{src2}} \\ . \ sv \ vf_{\text{dest}} \ , \ vs_{\text{src1}} \ , \ vf_{\text{src2}} \end{cases}
```

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < mvl; vp++) {
   if (vp < vl) {
      if (vv) {
        a = VF[src1][vp];
        b = VF[src2][vp];
      } else {
        a = (VS[src1] != 0);
        b = VF[src2][vp];
      }
      c = a ^ b;
   } else {
      c = VF[dest][vp];
   }
   VF[dest][vp] = c;
}</pre>
```

Description

Each VP writes into vf_{dest} the logical xor of vs_{src1}/vf_{src1} and vf_{src2} . This instruction is not masked.


Exceptions

vIVL Invalid Vector Length Exception

Notes

A scalar source used as a boolean operand is false when zero and true when non-zero.

Scalar-Vector Insert VINS.SV



Assembly

```
vins.sv vr<sub>dest</sub>, vs<sub>src</sub>
```

Operation

```
vindex &= mvl - 1; /* force vindex into valid range */
for (vp = 0; vp < vindex; vp++) {
    x = VR[dest][vp];
    VR[dest][vp] = x;
}

x = VS[src];
VR[dest][vindex] = x;
for (vp = vindex + 1; vp < mvl; vp++) {
    x = VR[dest][vp];
    VR[dest][vp] = x;
}</pre>
```

Description

The contents of vs_{src} are written into vr_{dest} at position vc_{vindex} . The lower vc_{logmvl} bits of vc_{vindex} are used. This instruction is not masked and does not use vector length.


Exceptions

None.

Notes

The scalar source is truncated to the virtual processor width.

VINS.VV Vector-Vector Insert



Assembly

```
vins.vv vr<sub>dest</sub>, vr<sub>src2</sub>
```

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
if (src == dest) {
   Raise vIUI;
}
vindex &= mvl - 1; /* force vindex into valid range */
for (vp = 0; vp < vindex; vp++) {
   x = VR[dest][vp];
   VR[dest][vp] = x;
}
for (vp = vindex; vp < vindex + vl && vp < mvl; vp++) {
   x = VR[src][vp - vindex];
   VR[dest][vp] = x;
}
for (vp = vindex + vl; vp < mvl; vp++) {
   x = VR[dest][vp];
   VR[dest][vp] = x;
}</pre>
```

Description

The leading portion of vr_{src} is inserted into vr_{dest} . vr_{dest} must be different than vr_{src} . Leading and trailing entries of vr_{dest} are not touched. The lower vc_{logmv1} bits of vector control register vc_{vindex} specifies the starting position in vr_{dest} . The vector length specifies the number of elements to transfer. This instruction is not masked.

Exceptions

```
vIVI Illegal Use of Instruction Exception
vIVL Invalid Vector Length Exception
```

Notes

If vindex + vl $\[\zeta \]$ mvl, then the only elements copied are those whose destination vp number is legal. Vector-vector insert is the opposite of vector-vector extract.

VIOTA Vector Iota



Assembly

```
viota vr<sub>dest</sub>, vf<sub>src</sub>
```

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
count = 0;
for (vp = 0; vp < vl; vp++) {
   if (VF[src][vp]) {
      VR[dest][count++] = vp;
   }
}
for (vp = count; vp < mvl; vp++) {
   x = VR[dest][vp];
   VR[dest][vp] = x;
}</pre>
```

Description

The list of VPs with bits set in vf_{src} is placed in vr_{dest} . This is the compressed index vector of vf_{src} . This instruction is not masked.

Exceptions

vIVL Invalid Vector Length Exception

Notes

Unit Stride Signed Vector Load

VLD

	31	26 25	24 2	1 20 16	15 12	: 11 9	8 6	5 0	
VMEM-Type	cop2	1	op	dest	base	inc	0	op	
· ·									

Assembly

$$vld \begin{cases} .b \\ .h \\ .w \\ .1 \end{cases} [.1] vr_{dest}[,vbase[,vinc]]$$

Operation

```
assert (nbytes == 1 || nbytes == 2 || nbytes == 4 || nbytes == 8);
if (vl > mvl) {
 Raise vIVL;
if (nbytes > (1 << vpw)) {
 Raise vIUI;
for (vp = 0; vp < vl; vp++) {
 if (VF[mask][vp]) {
    va = base + nbytes * vp;
    if (va & (nbytes - 1)) {
      fault[vp] = vAdEL;
    } else {
      fault[vp] = translate (READ, nbytes, va, &pa[vp]);
    if (!speculative && fault[vp] != Exc_none) {
      Raise fault[vp];
  }
for (vp = 0; vp < mvl; vp++) {
  if (vp < vl && VF[mask][vp]) {</pre>
    if (fault[vp] != Exc_none) {
      if (speculative) b = true;
      x = VR[dest][vp];
    } else {
      if (speculative) b = VF[vfe_L][vp];
      x = signed_load (pa[vp], nbytes);
    }
  } else {
   if (speculative) b = VF[vfe_L][vp];
   x = VR[dest][vp];
  if (speculative) VF[vfe_L][vp] = b;
  VR[dest][vp] = x;
VC[vc_base] = base + inc;
```

Unit Stride Signed Vector Load

VLD(cont.)

Description

The VPs perform a contiguous vector load into vr_{dest} . The base address is given by vbase (default is $vbase_0$), and must be aligned to the width of the data in memory. The signed increment in vinc (default is $vinc_0$) is added to vbase as a side-effect. The width of each element in memory is given by the opcode. The loaded value is sign-extended to the virtual processor width.

Exceptions

VIVL	Invalid Vector Length Exception
VIUI	Illegal Use of Instruction Exception
vAdEL	Vector Address Error (Load)
vMod	Vector TLB Modification Exception
vTLBL	Vector TLB Exception (Load)
vDBEA	Vector Bus Error Exception (Address)
vDBED	Vector Bus Error Exception (Data)
vWatch	Watch Address Exception

Notes

All addresses are checked and translated before any values are loaded. A load fault causes an exception only if the instruction is non-speculative. A speculative faulting load does not load any value. The only difference between vld and vld.u is that vld sign-extends loaded data, and vld.u zero-extends loaded data.

VLD.U

Unit Stride Unsigned Vector Load



Assembly

$$vld.u$$
 $\begin{cases} .b \\ .h \\ .w \end{cases}$ [.1] $vr_{dest}[, vbase[, vinc]]$

Operation

```
assert (nbytes == 1 || nbytes == 2 || nbytes == 4 || nbytes == 8);
if (vl > mvl) {
 Raise vIVL;
if (nbytes > (1 << vpw)) {
 Raise vIUI;
for (vp = 0; vp < vl; vp++) {
  if (VF[mask][vp]) {
    va = base + nbytes * vp;
    if (va & (nbytes - 1)) {
      fault[vp] = vAdEL;
    } else {
      fault[vp] = translate (READ, nbytes, va, &pa[vp]);
    if (!speculative && fault[vp] != Exc_none) {
      Raise fault[vp];
  }
for (vp = 0; vp < mvl; vp++) {
  if (vp < vl && VF[mask][vp])</pre>
    if (fault[vp] != Exc_none) {
     if (speculative) b = true;
     x = VR[dest][vp];
    } else {
      if (speculative) b = VF[vfe_L][vp];
      x = unsigned_load (pa[vp], nbytes);
  } else {
    if (speculative) b = VF[vfe_L][vp];
    x = VR[dest][vp];
  if (speculative) VF[vfe_L][vp] = b;
 VR[dest][vp] = x;
VC[vc_base] = base + inc;
```

Unit Stride Unsigned Vector Load

VLD.U(cont.)

Description

Operation is identical to vld, except that loaded values are zero-extended to the virtual processor width instead of sign-extended.

Exceptions


VIVL	Invalid Vector Length Exception
VIUI	Illegal Use of Instruction Exception
vAdEL	Vector Address Error (Load)
vMod	Vector TLB Modification Exception
vTLBL	Vector TLB Exception (Load)
vDBEA	Vector Bus Error Exception (Address)
vDBED	Vector Bus Error Exception (Data)
vWatch	Watch Address Exception

Notes

vld.u.l is not provided, as it would be functionally identical to vld.l.

VLDS

Variable Stride Signed Vector Load



Assembly

$$vlds \begin{cases} . b \\ . h \\ . w \\ . 1 \end{cases} [.1] vr_{dest}[, vbase[, vstride[, vinc]]]$$

Operation

```
assert (nbytes == 1 || nbytes == 2 || nbytes == 4 || nbytes == 8);
if (vl > mvl) {
 Raise vIVL;
if (nbytes > (1 << vpw)) {
 Raise vIUI;
for (vp = 0; vp < vl; vp++) {
  if (VF[mask][vp]) {
    va = base + nbytes * stride * vp;
    if (va & (nbytes - 1)) {
      fault[vp] = vAdEL;
    } else {
      fault[vp] = translate (READ, nbytes, va, &pa[vp]);
    if (!speculative && fault[vp] != Exc_none) {
      Raise fault[vp];
  }
for (vp = 0; vp < mvl; vp++) {
  if (vp < vl && VF[mask][vp]) {</pre>
    if (fault[vp] != Exc_none) {
      if (speculative) b = true;
      x = VR[dest][vp];
    } else {
      if (speculative) b = VF[vfe_L][vp];
      x = signed_load (pa[vp], nbytes);
    }
  } else {
   if (speculative) b = VF[vfe_L][vp];
   x = VR[dest][vp];
  if (speculative) VF[vfe_L][vp] = b;
  VR[dest][vp] = x;
VC[vc_base] = base + inc;
```

VLDS(cont.)

Variable Stride Signed Vector Load

Description

The VPs perform a strided vector load into vr_{dest} . The base address is given by vbase (default is $vbase_0$), and must be aligned to the width of the data in memory. The *signed* stride is given by vstride (default is $vstride_0$). The stride is in terms of elements, not in terms of bytes. The signed increment in vinc (default is $vinc_0$) is added to vbase as a side-effect. The width of each element in memory is given by the opcode. The loaded value is sign-extended to the virtual processor width.

Exceptions

VIVL	Invalid Vector Length Exception
VIUI	Illegal Use of Instruction Exception
vAdEL	Vector Address Error (Load)
vMod	Vector TLB Modification Exception
vTLBL	Vector TLB Exception (Load)
vDBEA	Vector Bus Error Exception (Address)
vDBED	Vector Bus Error Exception (Data)
vWatch	Watch Address Exception

Notes

Stride may be negative or zero. All addresses are checked and translated before any values are loaded. A load fault causes an exception only if the instruction is non-speculative. A speculative faulting load does not load any value. The only difference between vlds and vlds.u is that vlds sign-extends loaded data, and vlds.u zero-extends loaded data.

Variable Stride Unsigned Vector Load

VLDS.U

3:	1	26 25	24 21	20 16	15 12	11 9	8 6	5 0	
VMEMS-Type	cop2	1	op	dest	base	inc	stride	op	ĺ
	6	1	4	5	4	3	3	6	

Assembly

$$vlds.u \begin{cases} . b \\ . h \\ . w \end{cases} [.1] vr_{dest}[, vbase[, vstride[, vinc]]]$$

Operation

```
assert (nbytes == 1 || nbytes == 2 || nbytes == 4 || nbytes == 8);
if (vl > mvl) {
 Raise vIVL;
if (nbytes > (1 << vpw)) {
 Raise vIUI;
for (vp = 0; vp < vl; vp++) {
 if (VF[mask][vp]) {
    va = base + nbytes * stride * vp;
    if (va & (nbytes - 1)) {
     fault[vp] = vAdEL;
    } else {
      fault[vp] = translate (READ, nbytes, va, &pa[vp]);
    if (!speculative && fault[vp] != Exc_none) {
      Raise fault[vp];
  }
for (vp = 0; vp < mvl; vp++) {
  if (vp < vl && VF[mask][vp])</pre>
    if (fault[vp] != Exc_none) {
     if (speculative) b = true;
     x = VR[dest][vp];
    } else {
      if (speculative) b = VF[vfe_L][vp];
      x = unsigned_load (pa[vp], nbytes);
  } else {
    if (speculative) b = VF[vfe_L][vp];
    x = VR[dest][vp];
  if (speculative) VF[vfe_L][vp] = b;
 VR[dest][vp] = x;
VC[vc_base] = base + inc;
```

VLDS.U(cont.)

Variable Stride Unsigned Vector Load

Description

Operation is identical to vlds, except that loaded values are zero-extended to the virtual processor width instead of sign-extended.

Exceptions

VIVL	Invalid Vector Length Exception
VIUI	Illegal Use of Instruction Exception
vAdEL	Vector Address Error (Load)
vMod	Vector TLB Modification Exception
vTLBL	Vector TLB Exception (Load)
vDBEA	Vector Bus Error Exception (Address)
vDBED	Vector Bus Error Exception (Data)
vWatch	Watch Address Exception

Notes

vlds.u.l is not provided, as it would be functionally identical to vlds.l.

Indexed Signed Vector Load

VLDX



Assembly

$$vldx \begin{cases} .b \\ .h \\ .w \\ .1 \end{cases} [.1] vr_{dest}, vr_{offsets}[, vbase]$$

Operation

```
assert (nbytes == 1 || nbytes == 2 || nbytes == 4 || nbytes == 8);
if (vl > mvl) {
 Raise vIVL;
if (nbytes > (1 << vpw)) {
 Raise vIUI;
for (vp = 0; vp < vl; vp++) {
 if (VF[mask][vp]) {
    va = base + VR[offsets][vp];
    if (va & (nbytes - 1)) {
     fault[vp] = vAdEL;
    } else {
     fault[vp] = translate (READ, nbytes, va, &pa[vp]);
    if (!speculative && fault[vp] != Exc_none) {
      Raise fault[vp];
  }
for (vp = 0; vp < mvl; vp++) {
 if (vp < vl && VF[mask][vp]) {
    if (fault[vp] != Exc_none) {
     if (speculative) b = true;
     x = VR[dest][vp];
    } else {
      if (speculative) b = VF[vfe_L][vp];
      x = signed_load (pa[vp], nbytes);
  } else {
    if (speculative) b = VF[vfe_L][vp];
    x = VR[dest][vp];
  if (speculative) VF[vfe_L][vp] = b;
  VR[dest][vp] = x;
```

VLDX(cont.)

Indexed Signed Vector Load

Description

The VPs perform an indexed vector load into vr_{dest} . The base address is given by vbase (default is $vbase_0$). The signed offsets are given by $vr_{offsets}$. The offsets are in units of bytes, not in units of elements. The effective addresses must be aligned to the width of the data in memory. The width of each element in memory is given by the opcode. The loaded value is sign-extended to the virtual processor width.

Exceptions

$ extsf{vIVL}$	Invalid Vector Length Exception
VIUI	Illegal Use of Instruction Exception
vAdEL	Vector Address Error (Load)
vMod	Vector TLB Modification Exception
vTLBL	Vector TLB Exception (Load)
vDBEA	Vector Bus Error Exception (Address)
vDBED	Vector Bus Error Exception (Data)
vWatch	Watch Address Exception

Notes

All addresses are checked and translated before any values are loaded. A load fault causes an exception only if the instruction is non-speculative. A speculative faulting load does not load any value. The only difference between vldx and vldx.u is that vldx sign-extends loaded data, and vldx.u zero-extends loaded data.

Indexed Unsigned Vector Load

VLDX.U

	31	26 25	24 21	20 16	15 12	11 7	6	5 0
VMEMX-Type	cop2	1	op	dest	base	offsets	0	op
	6	1	4	5	4	5	1	6

Assembly

$$vldx.u \begin{cases} .b \\ .h \\ .w \end{cases} [.1] vr_{dest}, vr_{offsets}[, vbase]$$

Operation

```
assert (nbytes == 1 || nbytes == 2 || nbytes == 4 || nbytes == 8);
if (vl > mvl) {
  Raise vIVL;
if (nbytes > (1 << vpw)) {
  Raise vIUI;
for (vp = 0; vp < vl; vp++) {
  if (VF[mask][vp]) {
    va = base + VR[offsets][vp];
    if (va & (nbytes - 1)) {
      fault[vp] = vAdEL;
    } else {
      fault[vp] = translate (READ, nbytes, va, &pa[vp]);
    if (!speculative && fault[vp] != Exc_none) {
      Raise fault[vp];
    }
  }
for (vp = 0; vp < mvl; vp++) {
  if (vp < vl && VF[mask][vp]) {</pre>
    if (fault[vp] != Exc_none) {
      if (speculative) b = true;
      x = VR[dest][vp];
    } else {
      if (speculative) b = VF[vfe_L][vp];
      x = unsigned_load (pa[vp], nbytes);
  } else {
    if (speculative) b = VF[vfe_L][vp];
    x = VR[dest][vp];
  if (speculative) VF[vfe_L][vp] = b;
  VR[dest][vp] = x;
```

VLDX.U(cont.)

Indexed Unsigned Vector Load

Description

Operation is identical to vldx, except that loaded values are zero-extended to the virtual processor width instead of sign-extended.

Exceptions

VIVL	Invalid Vector Length Exception
VIUI	Illegal Use of Instruction Exception
vAdEL	Vector Address Error (Load)
vMod	Vector TLB Modification Exception
vTLBL	Vector TLB Exception (Load)
vDBEA	Vector Bus Error Exception (Address)
vDBED	Vector Bus Error Exception (Data)
vWatch	Watch Address Exception

Notes

vldx.u.l is not provided, as it would be functionally identical to vldx.l.

Vector Floating-Point Multiply Add

VMADD.fmt

Assembly

$$v madd \begin{cases} . \ s \\ . \ d \end{cases} \begin{cases} . \ vv[.1] \ \ vr_{\text{dest}} \text{, } vr_{\text{src1}} \text{, } vr_{\text{src2}} \\ . \ sv[.1] \ \ vr_{\text{dest}} \text{, } vs_{\text{src1}} \text{, } vr_{\text{src2}} \end{cases}$$

VMADD.fmt(cont.)

Vector Floating-Point Multiply Add

Operation (Single Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 2) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else {
     x = VS[src1];
      y = VR[src2][vp];
    z = VR[src3][vp];
    z = mul\_add\_s (x, y, z, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && 0_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
  } else {
    z = VR[dest][vp];
 VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U || VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 || VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z \mid | VF[vfe_Z][vp];
 VF[vfe_V][vp] = V | VF[vfe_V][vp];
 VF[vfe_E][vp] = E || VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
 Raise vAri;
```

Operation (Double Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else {
     x = VS[src1];
      y = VR[src2][vp];
    z = VR[src3][vp];
    z = mul\_add\_d (x, y, z, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && 0_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
  } else {
    z = VR[dest][vp];
 VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U || VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 || VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z \mid | VF[vfe_Z][vp];
 VF[vfe_V][vp] = V | VF[vfe_V][vp];
 VF[vfe_E][vp] = E || VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
 Raise vAri;
```

VMADD.fmt(cont.)

Vector Floating-Point Multiply Add

Description

Each unmasked VP adds the floating-point product of vr_{src1}/vs_{src1} and vr_{src2} into vr_{dest} .

Exceptions

vIVL Invalid Vector Length ExceptionvIUI Illegal Use of Instruction Exception

Notes

Signed Vector Integer Maximum

VMAX

	31	26 25	24 21	1 20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	src2	src1	dest	op	1
_	6	1	4	5	5	5	6	

Assembly

$$vmax \begin{cases} . \ vv[.1] \ vr_{\text{dest}} \text{, } vr_{\text{src1}} \text{, } vr_{\text{src2}} \\ . \ sv[.1] \ vr_{\text{dest}} \text{, } vs_{\text{src1}} \text{, } vr_{\text{src2}} \end{cases}$$

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < mvl; vp++) {
   if (vp < vl && VF[mask][vp]) {
      if (vv) {
         x = VR[src1][vp];
        y = VR[src2][vp];
      } else {
        x = VS[src1];
        y = VR[src2][vp];
      }
      z = x > y ? x : y;
   } else {
      z = VR[dest][vp];
   }
   VR[dest][vp] = z;
}
```

Description

Each unmasked VP writes into vr_{dest} the greater of vs_{src1}/vr_{src1} and vr_{src2} , treated as signed integers.

Exceptions

vIVL Invalid Vector Length Exception

Notes

VMAX.U

Unsigned Vector Integer Maximum



Assembly

```
vmax.u \begin{cases} . vv[.1] & vr_{dest}, & vr_{src1}, & vr_{src2} \\ . sv[.1] & vr_{dest}, & vs_{src1}, & vr_{src2} \end{cases}
```

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < mvl; vp++) {
   if (vp < vl && VF[mask][vp]) {
      if (vv) {
         x = VR[src1][vp];
        y = VR[src2][vp];
      } else {
        x = VS[src1];
        y = VR[src2][vp];
      }
      z = x > y ? x : y;
   } else {
      z = VR[dest][vp];
   }
   VR[dest][vp] = z;
}
```

Description

Each unmasked VP writes into vr_{dest} the greater of vs_{src1}/vr_{src1} and vr_{src2} , treated as unsigned integers.

Exceptions

vIVL Invalid Vector Length Exception

Notes

Commit Speculative Arithmetic

VMCOMMIT



Assembly

vmcommit[.exact][.1]

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
L = false;
for (vp = 0; vp < vl; vp++) {
   if (VF[mask][vp]) {
      L = L || VF[vfe_L][vp];
   }
}
if (L) {
   Raise vSLE;
}</pre>
```

Description

Any pending vector memory exceptions generated by speculative operations are raised. This instruction operates under mask and vector length. The exceptions are precise if either . exact is specified, or if vc_{vmode} specifies exact exceptions.


Exceptions

None.

Notes

VMCTS

Vector Move Control To Scalar



Assembly

```
vmcts \, vs_{dest}, vc_{src}
```

Operation

```
if (!reg_user_readable (src)) { /* assume user mode for now */
  Raise vIUI;
}
x = pdinst->get_src_vc (src);
VS[dest] = x;
```

Description

Register vcsrc is copied to vsdest.

Exceptions

vIUI Illegal Use of Instruction Exception

Notes

Vector Merge VMERGE



Assembly

```
vmerge \begin{cases} . \ vv[.1] & vr_{dest} \text{,} & vr_{src1} \text{,} & vr_{src2} \\ . \ sv[.1] & vr_{dest} \text{,} & vs_{src1} \text{,} & vr_{src2} \\ . \ vs[.1] & vr_{dest} \text{,} & vr_{src1} \text{,} & vs_{src2} \end{cases}
```

Operation

```
if (vl > mvl) {
 Raise vIVL;
for (vp = 0; vp < mvl; vp++) \{
 if (vp < vl) {
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else if (sv) {
      x = VS[src1];
      y = VR[src2][vp];
    } else {
      x = VR[src1][vp];
      y = VS[src2];
    if (VF[mask][vp]) {
      z = y;
    } else {
      z = x;
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
```

Description

Each VP copies into vr_{dest} either vs_{src1}/vr_{src1} if the mask is 0, or vs_{src2}/vr_{src2} if the mask is 1. At least one source is a vector. Scalar sources are truncated to the virtual processor width.

VMERGE(cont.)

Vector Merge

Exceptions

vIVL Invalid Vector Length Exception

Notes

This instruction can be used to efficiently replicate a scalar value into a vector register.

Signed Vector Integer Minimum

VMIN

	31	26 25	24	21 20 16	15 11	10 6	5	0
VR-Type	cop2	1	op	src2	src1	dest	op	1
-	6	1	4	5	5	5	6	

Assembly

$$vmin \begin{cases} . \ vv[.1] \ \ vr_{\text{dest}} \ , \ \ vr_{\text{src1}} \ , \ \ vr_{\text{src2}} \\ . \ sv[.1] \ \ vr_{\text{dest}} \ , \ \ vs_{\text{src1}} \ , \ \ vr_{\text{src2}} \end{cases}$$

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < mvl; vp++) {
   if (vp < vl && VF[mask][vp]) {
      if (vv) {
         x = VR[src1][vp];
        y = VR[src2][vp];
      } else {
        x = VS[src1];
        y = VR[src2][vp];
      }
      z = x < y ? x : y;
   } else {
      z = VR[dest][vp];
   }
   VR[dest][vp] = z;
}</pre>
```

Description

Each unmasked VP writes into vr_{dest} the lesser of vs_{src1}/vr_{src1} and vr_{src2} , treated as signed integers.

Exceptions

vIVL Invalid Vector Length Exception

Notes

VMIN.U

Unsigned Vector Integer Minimum



Assembly

```
\begin{aligned} & \text{vmin.u} \begin{cases} .\, \text{vv}[.1] \, & \text{vr}_{\text{dest}} \,, \, \, \text{vr}_{\text{src1}} \,, \, \, \text{vr}_{\text{src2}} \\ .\, \text{sv}[.1] \, & \text{vr}_{\text{dest}} \,, \, \, \text{vs}_{\text{src1}} \,, \, \, \text{vr}_{\text{src2}} \end{aligned}
```

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < mvl; vp++) {
   if (vp < vl && VF[mask][vp]) {
      if (vv) {
        x = VR[src1][vp];
      y = VR[src2][vp];
   } else {
        x = VS[src1];
      y = VR[src2][vp];
   }
   z = x < y ? x : y;
} else {
   z = VR[dest][vp];
}
VR[dest][vp] = z;
}</pre>
```

Description

Each unmasked VP writes into vr_{dest} the lesser of vs_{src1}/vr_{src1} and vr_{src2} , treated as unsigned integers.

Exceptions

vIVL Invalid Vector Length Exception

Notes

Signed Vector Integer Modulus

VMOD

	31	26 25	24 21	1 20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	src2	src1	dest	op	1
_	6	1	4	5	5	5	6	

Assembly

```
vmod \begin{cases} . \ vv[.1] \ vr_{\text{dest}} \text{, } vr_{\text{src1}} \text{, } vr_{\text{src2}} \\ . \ sv[.1] \ vr_{\text{dest}} \text{, } vs_{\text{src1}} \text{, } vr_{\text{src2}} \\ . \ vs[.1] \ vr_{\text{dest}} \text{, } vr_{\text{src1}} \text{, } vs_{\text{src2}} \end{cases}
```

Operation

```
if (vl > mvl) {
 Raise vIVL;
for (vp = 0; vp < mvl; vp++) {
 if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else if (sv) {
      x = VS[src1];
      y = VR[src2][vp];
    } else {
      x = VR[src1][vp];
      y = VS[src2];
    if (y == 0) {
      z = VR[dest][vp];
    } else {
      z = x % y;
  } else {
   z = VR[dest][vp];
  VR[dest][vp] = z;
```

Description

Each unmasked VP writes into vr_{dest} the signed integer modulus of vs_{src1}/vr_{src1} and vs_{src2}/vr_{src2} , where at least one source is a vector.

VMOD(cont.)

Signed Vector Integer Modulus

Exceptions

vIVL Invalid Vector Length Exception

Notes

The result is undefined if the divisor is zero.

Unsigned Vector Integer Modulus

VMODU

3	31	26 25	24	21 20	16	15 11	10 6	5 0	
VR-Type	cop2	1	0])	src2	src1	dest	op	1
_	6	1	4		5	5	5	6	

Assembly

```
vmod.u \begin{cases} . \ vv[.1] \ vr_{\text{dest}} \ , \ vr_{\text{src1}} \ , \ vr_{\text{src2}} \\ . \ sv[.1] \ vr_{\text{dest}} \ , \ vs_{\text{src1}} \ , \ vr_{\text{src2}} \\ . \ vs[.1] \ vr_{\text{dest}} \ , \ vr_{\text{src1}} \ , \ vs_{\text{src2}} \end{cases}
```

Operation

```
if (vl > mvl) {
 Raise vIVL;
for (vp = 0; vp < mvl; vp++) \{
 if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else if (sv) {
      x = VS[src1];
      y = VR[src2][vp];
    } else {
      x = VR[src1][vp];
      y = VS[src2];
    if (y == 0) {
      z = VR[dest][vp];
    } else {
      z = x % y;
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
```

Description

Each unmasked VP writes into vr_{dest} the unsigned integer modulus of vs_{src1}/vr_{src1} and vs_{src2}/vr_{src2} , where at least one source is a vector.

VMODU(cont.)

Unsigned Vector Integer Modulus

Exceptions

vIVL Invalid Vector Length Exception

Notes

The result is undefined if the divisor is zero.

Vector Move Scalar To Control

VMSTC



Assembly

```
vmstc vc_{dest}, vs_{src}
```

Operation

Description

Register vs_{src} is copied to vc_{dest} . Writing vc_{vpw} changes vc_{mv1} , vc_{logmv1} , and $vc_{vsafev1}$ as a side-effect. This instruction may write only vc_{v1} , vc_{vpw} , vc_{vshamt} , vc_{vindex} , and vc_{vcat} .

Exceptions

vIntVector Integer ExceptionvFPEVector Floating-Point ExceptionvIUIIllegal Use of Instruction Exception

Notes

VMSUB.fmt

Vector Floating-Point Multiply Subtract



Assembly

$$vmsub \begin{cases} . \text{ s} \\ . \text{d} \end{cases} \begin{cases} . \text{ vv}[.1] \text{ } \text{vr}_{\text{dest}}\text{, } \text{vr}_{\text{src1}}\text{, } \text{vr}_{\text{src2}} \\ . \text{ sv}[.1] \text{ } \text{vr}_{\text{dest}}\text{, } \text{vs}_{\text{src1}}\text{, } \text{vr}_{\text{src2}} \end{cases}$$

VMSUB.fmt(cont.)

Operation (Single Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 2) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else {
     x = VS[src1];
      y = VR[src2][vp];
    z = VR[src3][vp];
    z = mul\_sub\_s (x, y, z, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && 0_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
  } else {
    z = VR[dest][vp];
 VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U || VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 || VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z \mid | VF[vfe_Z][vp];
 VF[vfe_V][vp] = V | VF[vfe_V][vp];
 VF[vfe_E][vp] = E || VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
 Raise vAri;
```

VMSUB.fmt(cont.)

Vector Floating-Point Multiply Subtract

Operation (Double Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else {
     x = VS[src1];
      y = VR[src2][vp];
    z = VR[src3][vp];
    z = mul\_sub\_d (x, y, z, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false; }
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
  } else {
    z = VR[dest][vp];
 VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U || VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 || VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z \mid | VF[vfe_Z][vp];
 VF[vfe_V][vp] = V | VF[vfe_V][vp];
 VF[vfe_E][vp] = E || VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
 Raise vAri;
```

Vector Floating-Point Multiply Subtract

VMSUB.fmt(cont.)

Description

Each unmasked VP subtracts $vr_{\tt dest}$ from the floating-point product of $vr_{\tt src1}/vs_{\tt src1}$.

Exceptions

vIVL Invalid Vector Length ExceptionvIUI Illegal Use of Instruction Exception

Notes

VMUL.fmt

Vector Floating-Point Multiply



Assembly

$$vmul \begin{cases} .\text{ s} \\ .\text{d} \end{cases} \begin{cases} .\text{ } vv[.1] \text{ } vr_{\text{dest}}\text{, } vr_{\text{src1}}\text{, } vr_{\text{src2}} \\ .\text{ } sv[.1] \text{ } vr_{\text{dest}}\text{, } vs_{\text{src1}}\text{, } vr_{\text{src2}} \end{cases}$$

Vector Floating-Point Multiply

VMUL.fmt(cont.)

Operation (Single Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 2) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else {
      x = VS[src1];
      y = VR[src2][vp];
    z = mul_s (x, y, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
 VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U || VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 || VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z \mid | VF[vfe_Z][vp];
 VF[vfe_V][vp] = V || VF[vfe_V][vp];
 VF[vfe_E][vp] = E | VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
 Raise vAri;
```

VMUL.fmt(cont.)

Vector Floating-Point Multiply

Operation (Double Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else {
      x = VS[src1];
      y = VR[src2][vp];
    z = mul_d (x, y, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false; }
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
 VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U || VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 || VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z \mid | VF[vfe_Z][vp];
 VF[vfe_V][vp] = V || VF[vfe_V][vp];
 VF[vfe_E][vp] = E | VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
 Raise vAri;
```

Vector Floating-Point Multiply

VMUL.fmt(cont.)

Description

Each unmasked VP places the floating-point product of vr_{src1}/vs_{src1} and vr_{src2} into vr_{dest} .

Exceptions

vIVL Invalid Vector Length ExceptionvIUI Illegal Use of Instruction Exception

Notes

VMULHI

Vector Integer Multiply High



Assembly

$$vmulhi \begin{cases} . \ vv[.1] \ vr_{\text{dest}} \text{, } vr_{\text{src1}} \text{, } vr_{\text{src2}} \\ . \ sv[.1] \ vr_{\text{dest}} \text{, } vs_{\text{src1}} \text{, } vr_{\text{src2}} \end{cases}$$

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < mvl; vp++) {
   if (vp < vl && VF[mask][vp]) {
      if (vv) {
        x = VR[src1][vp];
        y = VR[src2][vp];
      } else {
        x = VS[src1];
        y = VR[src2][vp];
      }
      z = signed_multiply_high (x, y);
    } else {
      z = VR[dest][vp];
   }
   VR[dest][vp] = z;
}</pre>
```

Description

Each unmasked VP writes into vr_{dest} the upper half of the full-VP-width signed integer product of vs_{src1}/vr_{src1} and vr_{src2} .

Exceptions

vIVL Invalid Vector Length Exception

Notes

Vector Integer Multiply High

VMULHI.U

	31	26 25	24 21	20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	src2	src1	dest	op	l
_	6	1	4	5	5	5	6	

Assembly

```
vmulhi.u \begin{cases} . vv[.1] & vr_{dest}, & vr_{src1}, & vr_{src2} \\ . sv[.1] & vr_{dest}, & vs_{src1}, & vr_{src2} \end{cases}
```

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < mvl; vp++) {
   if (vp < vl && VF[mask][vp]) {
      if (vv) {
        x = VR[src1][vp];
        y = VR[src2][vp];
      } else {
        x = VS[src1];
        y = VR[src2][vp];
      }
      z = unsigned_multiply_high (x, y);
    } else {
      z = VR[dest][vp];
   }
   VR[dest][vp] = z;
}</pre>
```

Description

Each unmasked VP writes into vr_{dest} the upper half of the full-VP-width unsigned integer product of vs_{src1}/vr_{src1} and vr_{src2} .

Exceptions

vIVL Invalid Vector Length Exception

Notes

VMULLO

Vector Integer Multiply Low



Assembly

$$vmullo \begin{cases} . \ vv[.1] \ vr_{\text{dest}} \text{, } vr_{\text{src1}} \text{, } vr_{\text{src2}} \\ . \ sv[.1] \ vr_{\text{dest}} \text{, } vs_{\text{src1}} \text{, } vr_{\text{src2}} \end{cases}$$

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < mvl; vp++) {
   if (vp < vl && VF[mask][vp]) {
      if (vv) {
         x = VR[src1][vp];
        y = VR[src2][vp];
      } else {
        x = VS[src1];
        y = VR[src2][vp];
      }
      z = x * y;
   } else {
      z = VR[dest][vp];
   }
   VR[dest][vp] = z;
}</pre>
```

Description

Each unmasked VP writes into vr_{dest} the lower half of the full-VP-width integer product of vs_{src1}/vr_{src1} and vr_{src2} .

Exceptions

vIVL Invalid Vector Length Exception

Notes

There are not seperate signed and unsigned multiply low instructions, because signed and unsiged multiply low are identical operations.

Vector Floating-Point Negate

VNEG.fmt

	31	26 25	24 21	20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	0	src	dest	op	l
_	6	1	4	5	5	5	6	

Assembly

$$\operatorname{vneg} \left\{ \begin{array}{l} s \\ d \end{array} \right\} [.1] \, \operatorname{vr_{dest}}, \, \operatorname{vr_{src}}$$

VNEG.fmt(cont.)

Vector Floating-Point Negate

Operation (Single Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 2) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = neg_s (x, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

VNEG.fmt(cont.)

Operation (Double Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = neg_d (x, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false;
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

VNEG.fmt(cont.)

Vector Floating-Point Negate

Description

Each unmasked VP places into $vr_{\tt dest}$ the floating-point square root of $vr_{\tt src}$.

Exceptions

vIVL Invalid Vector Length ExceptionvIUI Illegal Use of Instruction Exception

Notes

Vector Floating-Point Negative Multiply Add

VNMADD.fmt

Assembly

$$vnmadd \begin{cases} . \ s \\ . \ d \end{cases} \begin{cases} . \ vv[.1] \ \ vr_{\text{dest}} \ , \ \ vr_{\text{src1}} \ , \ \ vr_{\text{src2}} \\ . \ sv[.1] \ \ vr_{\text{dest}} \ , \ \ vs_{\text{src1}} \ , \ \ vr_{\text{src2}} \end{cases}$$

VNMADD.fmt(cont.)

Vector Floating-Point Negative Multiply Add

Operation (Single Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 2) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else {
     x = VS[src1];
      y = VR[src2][vp];
    z = VR[src3][vp];
    z = neg_mul_add_s (x, y, z, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && 0_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
  } else {
    z = VR[dest][vp];
 VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U || VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 || VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z \mid | VF[vfe_Z][vp];
 VF[vfe_V][vp] = V | VF[vfe_V][vp];
 VF[vfe_E][vp] = E || VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
 Raise vAri;
```

VNMADD.fmt(cont.)

Operation (Double Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else {
     x = VS[src1];
      y = VR[src2][vp];
    z = VR[src3][vp];
    z = neg_mul_add_d (x, y, z, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
  } else {
    z = VR[dest][vp];
 VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U || VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 || VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z \mid | VF[vfe_Z][vp];
 VF[vfe_V][vp] = V | VF[vfe_V][vp];
 VF[vfe_E][vp] = E || VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
 Raise vAri;
```

VNMADD.fmt(cont.)

Vector Floating-Point Negative Multiply Add

Description

Each unmasked VP adds the floating-point product of vr_{src1}/vs_{src1} and vr_{src2} into vr_{dest} , and negates the result.

Exceptions

vIVLInvalid Vector Length ExceptionvIUIIllegal Use of Instruction Exception

Notes

Vector Floating-Point Negative Multiply Subtract

VNMSUB.fmt

Assembly

$$vnmsub \begin{cases} .\text{ s} \\ .\text{d} \end{cases} \begin{cases} .\text{ } vv[.1] \text{ } vr_{\text{dest}}\text{ , } vr_{\text{src1}}\text{ , } vr_{\text{src2}} \\ .\text{ } sv[.1] \text{ } vr_{\text{dest}}\text{ , } vs_{\text{src1}}\text{ , } vr_{\text{src2}} \end{cases}$$

VNMSUB.fmt(cont.)

Vector Floating-Point Negative Multiply Subtract

Operation (Single Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 2) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else {
     x = VS[src1];
      y = VR[src2][vp];
    z = VR[src3][vp];
    z = neg_mul_sub_s (x, y, z, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && 0_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
  } else {
    z = VR[dest][vp];
 VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U || VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 || VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z \mid | VF[vfe_Z][vp];
 VF[vfe_V][vp] = V | VF[vfe_V][vp];
 VF[vfe_E][vp] = E || VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
 Raise vAri;
```

VNMSUB.fmt(cont.)

Operation (Double Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else {
     x = VS[src1];
      y = VR[src2][vp];
    z = VR[src3][vp];
    z = neg_mul_sub_d (x, y, z, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
  } else {
    z = VR[dest][vp];
 VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U || VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 || VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z \mid | VF[vfe_Z][vp];
 VF[vfe_V][vp] = V | VF[vfe_V][vp];
 VF[vfe_E][vp] = E || VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
 Raise vAri;
```

VNMSUB.fmt(cont.)

Vector Floating-Point Negative Multiply Subtract

Description


Each unmasked VP subtracts vr_{dest} from the floating-point product of vr_{src1}/vs_{src1} , and negates the result.

Exceptions

vIVLInvalid Vector Length ExceptionvIUIIllegal Use of Instruction Exception

Notes

Vector Nor VNOR



Assembly

```
vnor \begin{cases} . \ vv[.1] \ vr_{\text{dest}} \ , \ vr_{\text{src1}} \ , \ vr_{\text{src2}} \\ . \ sv[.1] \ vr_{\text{dest}} \ , \ vs_{\text{src1}} \ , \ vr_{\text{src2}} \end{cases}
```

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < mvl; vp++) {
   if (vp < vl && VF[mask][vp]) {
      if (vv) {
         x = VR[src1][vp];
        y = VR[src2][vp];
      } else {
        x = VS[src1];
        y = VR[src2][vp];
      }
      z = ~(x | y);
    } else {
      z = VR[dest][vp];
    }
    VR[dest][vp] = z;
}</pre>
```

Description


Each VP writes into vr_{dest} the bit-wise logical nor of vs_{src1}/vr_{src1} and vr_{src2}.

Exceptions

vIVL Invalid Vector Length Exception

Notes

VOR Vector Or



Assembly

$$vor \begin{cases} . \ vv[.1] \ vr_{\text{dest}} \text{, } vr_{\text{src1}} \text{, } vr_{\text{src2}} \\ . \ sv[.1] \ vr_{\text{dest}} \text{, } vs_{\text{src1}} \text{, } vr_{\text{src2}} \end{cases}$$

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < mvl; vp++) {
   if (vp < vl && VF[mask][vp]) {
      if (vv) {
         x = VR[src1][vp];
        y = VR[src2][vp];
      } else {
        x = VS[src1];
        y = VR[src2][vp];
      }
      z = x | y;
   } else {
      z = VR[dest][vp];
   }
   VR[dest][vp] = z;
}</pre>
```

Description

Each VP writes into vrdest the bit-wise logical or of vssrc1/vrsrc1 and vrsrc2.

Exceptions

vIVL Invalid Vector Length Exception

Notes

Vector Floating-Point Reciprocal

VRECIP.fmt

Assembly

$$\operatorname{vrecip} \left\{ \begin{array}{l} \cdot \, s \\ \cdot \, d \end{array} \right\} [.1] \, \mathtt{vr}_{\mathtt{dest}}, \, \mathtt{vr}_{\mathtt{src}}$$

VRECIP.fmt(cont.)

Vector Floating-Point Reciprocal

Operation (Single Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 2) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = recip_s (x, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

Vector Floating-Point Reciprocal

VRECIP.fmt(cont.)

Operation (Double Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = recip_d (x, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false;
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

VRECIP.fmt(cont.)

Vector Floating-Point Reciprocal

Description

Each unmasked VP places into $vr_{\tt dest}$ the floating-point reciprocal of $vr_{\tt src}$.

Exceptions

vIVL Invalid Vector Length ExceptionvIUI Illegal Use of Instruction Exception

Notes

Vector Floating-Point Round

VROUND

	31	26 25	24	21 20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	0	src	dest	op	ĺ
-	6	1	4	5	5	5	6	

Assembly

vround
$$\left\{ \begin{array}{l} . \text{ w} \\ . \text{ 1} \end{array} \right\} \left\{ \begin{array}{l} . \text{ s} \\ . \text{ d} \end{array} \right\} \left[. \text{1} \right] \text{ vr}_{\text{dest}}, \text{ vr}_{\text{src}}$$

VROUND(cont.)

Vector Floating-Point Round

Operation (Single to Word)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 2) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = round_s_{to_w} (x, FS, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

Vector Floating-Point Round

VROUND(cont.)

Operation (Double to Word)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = round_d_{to_w} (x, FS, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false;
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

VROUND(cont.)

Vector Floating-Point Round

Operation (Single to Long)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = round_s_{to_l} (x, FS, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

Vector Floating-Point Round

VROUND(cont.)

Operation (Double to Long)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = round_d_{to_l}(x, FS, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false;
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

VROUND(cont.)

Vector Floating-Point Round

Description

Each unmasked VP places into vr_{dest} the result of converting vr_{src} from a floating-point format to a signed integer format, using the *round* rounding mode.

Exceptions

vIVLInvalid Vector Length ExceptionvIUIIllegal Use of Instruction Exception

Notes

Vector Floating-Point Reciprocal Square Root

VRSQRT.fmt

Assembly

$$\operatorname{vrsqrt} \left\{ \begin{array}{l} \cdot \, s \\ \cdot \, d \end{array} \right\} [.1] \, \operatorname{vr}_{\operatorname{dest}}, \, \operatorname{vr}_{\operatorname{src}}$$

VRSQRT.fmt(cont.)

Vector Floating-Point Reciprocal Square Root

Operation (Single Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 2) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = rsqrt_s (x, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

VRSQRT.fmt(cont.)

Operation (Double Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = rsqrt_d (x, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false;
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

VRSQRT.fmt(cont.)

Vector Floating-Point Reciprocal Square Root

Description

Each unmasked VP places into vr_{dest} the floating-point reciprocal square root of vr_{src} .

Exceptions

vIVL Invalid Vector Length ExceptionvIUI Illegal Use of Instruction Exception

Notes

Vector Register Sync

VRSYNC



Assembly

$$\operatorname{vrsync}\left\{ \begin{array}{l} .\operatorname{sav} \\ .\operatorname{vav} \\ .\operatorname{vp} \end{array} \right\} \left\{ \begin{array}{l} \phi \\ .\operatorname{raw} \\ .\operatorname{war} \\ .\operatorname{waw} \end{array} \right\} \operatorname{vr}_{\operatorname{dest}}$$

Operation

/* operation is a nop in a simple implementation */

Description

Enforces scalar-after-vector, vector-after-scalar, vector-after-vector, or intra-vp memory ordering. If none of raw/war/waw are specified, then all are in effect. The most recent memory reference to $vr_{\tt dest}$ preceding the sync must appear to execute before all relevant memory references following the sync. Order is defined as program order.

Exceptions

None.

Notes

VSADD

Signed Saturating Add



Assembly

```
vsadd \begin{cases} . \ vv[.1] \ vr_{dest}, \ vr_{src1}, \ vr_{src2} \\ . \ sv[.1] \ vr_{dest}, \ vs_{src1}, \ vr_{src2} \end{cases}
```

Operation

```
if (vl > mvl) {
  Raise vIVL;
raise_S = false;
for (vp = 0; vp < mvl; vp++) {
  if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else {
      x = VS[src1];
      y = VR[src2][vp];
    z = signed_saturating_add (x, y, &saturated);
    if (saturated) {
      f = true;
      if (!speculative && S_enabled) {
       raise_S = true;
        z = VR[dest][vp]; /* don't write result */
    } else {
      f = VF[vfe_S][vp];
  } else {
    z = VR[dest][vp];
    f = VF[vfe_S][vp];
  VR[dest][vp] = z;
  VF[vfe_S][vp] = f;
if (raise_S) {
  Raise vAri;
```

Signed Saturating Add

VSADD(cont.)

Description

Each unmasked VP writes into vr_{dest} the signed integer sum of vs_{src1}/vr_{src1} and vr_{src2} . The sum saturates to the VP width instead of overflowing.

Exceptions

vIVL Invalid Vector Length Exception

Notes

VSADD.U

Unsigned Saturating Add



Assembly

```
vsadd.u \begin{cases} . \ vv[.1] \ vr_{\text{dest}} \text{, } vr_{\text{src1}} \text{, } vr_{\text{src2}} \\ . \ sv[.1] \ vr_{\text{dest}} \text{, } vs_{\text{src1}} \text{, } vr_{\text{src2}} \end{cases}
```

Operation

```
if (vl > mvl) {
  Raise vIVL;
raise_S = false;
for (vp = 0; vp < mvl; vp++) {
  if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else {
      x = VS[src1];
      y = VR[src2][vp];
    z = unsigned_saturating_add (x, y, &saturated);
    if (saturated) {
      f = true;
      if (!speculative && S_enabled) {
       raise_S = true;
        z = VR[dest][vp]; /* don't write result */
    } else {
      f = VF[vfe_S][vp];
  } else {
    z = VR[dest][vp];
    f = VF[vfe_S][vp];
  VR[dest][vp] = z;
  VF[vfe_S][vp] = f;
if (raise_S) {
  Raise vAri;
```

Unsigned Saturating Add

VSADD.U(cont.)

Description

Each unmasked VP writes into vr_{dest} the unsigned integer sum of vs_{src1}/vr_{src1} and vr_{src2} . The sum saturates to the VP width instead of overflowing.

Exceptions

vIVL Invalid Vector Length Exception

Notes

VSAT

Signed Vector Saturate



Assembly

$$\operatorname{vsat} \left\{ egin{array}{l} b \\ . h \\ . w \end{array} \right\} [.1] \, \operatorname{vr}_{\operatorname{dest}}, \operatorname{vr}_{\operatorname{src}}$$

```
assert (sat_width == B || sat_width == H || sat_width == W);
if (vl > mvl) {
  Raise vIVL;
if (vpw < 2 && sat_width == W || vpw < 1 && sat_width == B) {
 Raise vIUI;
raise_S = false;
for (vp = 0; vp < mvl; vp++) {
  if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = signed_saturate (x, sat_width, &saturated);
    if (saturated) {
      f = true;
      if (!speculative && S_enabled) {
        raise_S = true;
        z = VR[dest][vp]; /* don't write result */
      }
    } else {
      f = VF[vfe_S][vp];
  } else {
    z = VR[dest][vp];
    f = VF[vfe_S][vp];
  VR[dest][vp] = z;
  VF[vfe\_S][vp] = f;
if (raise_S) {
  Raise vAri;
```

Signed Vector Saturate

VSAT(cont.)

Description

Each unmasked VP places into vr_{dest} the result of saturating vr_{src} to a signed integer narrower than the VP width. The result is sign-extended to the VP width.

Exceptions

vIVLInvalid Vector Length ExceptionvIUIIllegal Use of Instruction Exception

Notes

It is illegal to saturate to wider than the VP width.

VSAT.SU

Signed to Unsigned Vector Saturate



Assembly

$$vsat.su \begin{cases} .b \\ .h \\ .w \\ .1 \end{cases} [.1] vr_{dest}, vr_{src}$$

```
assert (sat_width == B || sat_width == H || sat_width == W || sat_width == L);
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3 && sat_width == L || vpw < 2 && sat_width == W || vpw < 1 && sat_width == B
  Raise vIUI;
raise_S = false;
for (vp = 0; vp < mvl; vp++) {
  if (vp < vl && VF[mask][vp]) {</pre>
    x = VR[src][vp];
    z = signed_to_unsigned_saturate (x, sat_width, &saturated);
    if (saturated) {
      f = true;
      if (!speculative && S_enabled) {
        raise_S = true;
        z = VR[dest][vp]; /* don't write result */
    } else {
      f = VF[vfe_S][vp];
  } else {
    z = VR[dest][vp];
    f = VF[vfe_S][vp];
  VR[dest][vp] = z;
  VF[vfe\_S][vp] = f;
if (raise_S) {
 Raise vAri;
```

Signed to Unsigned Vector Saturate

VSAT.SU(cont.)

Description

Each unmasked VP places into vr_{dest} the result of saturating vr_{src} from a signed VP width value to an unsigned value that is as wide or narrower than the VP width. The result is zero-extended to the VP width.

Exceptions


vIVLInvalid Vector Length ExceptionvIUIIllegal Use of Instruction Exception

Notes

It is illegal to saturate to wider than the VP width.

VSAT.U

Unsigned Vector Saturate



Assembly

$$\operatorname{vsat.u} \left\{ \begin{array}{l} . \, \, b \\ . \, h \\ . \, w \end{array} \right\} [.1] \, \operatorname{vr}_{\operatorname{dest}}, \, \operatorname{vr}_{\operatorname{src}}$$

```
assert (sat_width == B || sat_width == H || sat_width == W);
if (vl > mvl) {
  Raise vIVL;
if (vpw < 2 && sat_width == W || vpw < 1 && sat_width == B) {
 Raise vIUI;
raise_S = false;
for (vp = 0; vp < mvl; vp++) {
  if (vp < vl && VF[mask][vp]) {</pre>
    x = VR[src][vp];
    z = unsigned_saturate (x, sat_width, &saturated);
    if (saturated) {
      f = true;
      if (!speculative && S_enabled) {
        raise_S = true;
        z = VR[dest][vp]; /* don't write result */
      }
    } else {
      f = VF[vfe_S][vp];
  } else {
    z = VR[dest][vp];
    f = VF[vfe_S][vp];
  VR[dest][vp] = z;
  VF[vfe\_S][vp] = f;
if (raise_S) {
  Raise vAri;
```

Unsigned Vector Saturate

VSAT.U(cont.)

Description

Each unmasked VP places into vr_{dest} the result of saturating vr_{src} to an unsigned integer narrower than the VP width. The result is zero-extended to the VP width.

Exceptions


vIVLInvalid Vector Length ExceptionvIUIIllegal Use of Instruction Exception

Notes

It is illegal to saturate to wider than the VP width.

VSATVL

Saturate Vector Length



Assembly

vsatvl

Operation

$$VC[vc_vl] = vl > mvl ? mvl : vl;$$

Description

The vector length register is saturated to the maximum vector length.

Exceptions

None.

Notes

Vector Shift Left Logical

VSLL

31	1	26 25	24 21	20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	src2	src1	dest	op	ı
' <u></u>	6	1	4	5	5	5	6	

Assembly

```
vsll \begin{cases} . \ vv[.1] \ vr_{\text{dest}} \text{, } vr_{\text{src1}} \text{, } vr_{\text{src2}} \\ . \ sv[.1] \ vr_{\text{dest}} \text{, } vs_{\text{src1}} \text{, } vr_{\text{src2}} \\ . \ vs[.1] \ vr_{\text{dest}} \text{, } vr_{\text{src1}} \text{, } vs_{\text{src2}} \end{cases}
```

Operation

```
if (vl > mvl) {
 Raise vIVL;
shamt_mask = (1 << (vpw + 3)) - 1;
for (vp = 0; vp < mvl; vp++) {
 if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else if (sv) {
      x = VS[src1];
      y = VR[src2][vp];
    } else {
      x = VR[src1][vp];
      y = VS[src2];
   y &= shamt_mask;
    z = x \ll y;
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
```

Description

Each unmasked VP writes into vr_{dest} the signed integer contents of vs_{src1}/vr_{src1} left-shifted by the number of bits specified by vs_{src2}/vr_{src2} , where at least one source is a vector. The shift amount is the b-bit unsigned integer taken from the low-order end of vs_{src2}/vr_{src2} , where 2^b equals the VP width in bits. The result is zero-filled.

VSLL(cont.)

Vector Shift Left Logical

Exceptions

vIVL Invalid Vector Length Exception

Notes

Only the lower b bits of the register from which the shift amount is taken are used (2^b equals the VP width in bits).

Signed Saturating Left Shift

VSLS

	31	26 25	24	21 20 16	15 11	10 6	5 0
VR-Type	cop2	1	op	0	src	dest	op
	6	1	4	5	5	5	6

Assembly

```
vsls[.1] vr<sub>dest</sub>, vr<sub>src</sub>
```

Operation

```
if (vl > mvl) {
 Raise vIVL;
shamt_mask = (1 << (vpw + 3)) - 1;
shamt = vshamt & shamt_mask;
raise_S = false;
for (vp = 0; vp < mvl; vp++) {
  if (vp < vl && VF[mask][vp]) {
    x = VR[src][vp];
    z = signed_shift_left_and_sat (x, shamt, &saturated);
    if (saturated) {
      f = true;
      if (!speculative && S_enabled) {
        raise_S = true;
        z = VR[dest][vp]; /* don't write result */
      }
    } else {
      f = VF[vfe_S][vp];
  } else {
    z = VR[dest][vp];
    f = VF[vfe_S][vp];
  VR[dest][vp] = z;
  VF[vfe\_S][vp] = f;
if (raise_S) {
  Raise vAri;
```

Description

Each unmasked VP writes into vr_{dest} the signed saturating left shift of vr_{src} . The shift amount is taken from vc_{vshamt} .

VSLS(cont.)

Signed Saturating Left Shift

Exceptions

vIVL Invalid Vector Length Exception

Notes

Unsigned Saturating Left Shift

VSLS.U

	31	26 25	24 21	20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	0	src	dest	op	l
_	6	1	4	5	5	5	6	

Assembly

```
vsls.u[.1] vr<sub>dest</sub>, vr<sub>src</sub>
```

Operation

```
if (vl > mvl) {
 Raise vIVL;
shamt_mask = (1 << (vpw + 3)) - 1;
shamt = vshamt & shamt_mask;
raise_S = false;
for (vp = 0; vp < mvl; vp++) {
  if (vp < vl && VF[mask][vp]) {
    x = VR[src][vp];
    z = unsigned_shift_left_and_sat (x, shamt, &saturated);
    if (saturated) {
      f = true;
      if (!speculative && S_enabled) {
        raise_S = true;
        z = VR[dest][vp]; /* don't write result */
      }
    } else {
      f = VF[vfe_S][vp];
  } else {
    z = VR[dest][vp];
    f = VF[vfe_S][vp];
  VR[dest][vp] = z;
  VF[vfe\_S][vp] = f;
if (raise_S) {
  Raise vAri;
```

Description

Each unmasked VP writes into vr_{dest} the unsigned saturating left shift of vr_{src} . The shift amount is taken from vc_{vshamt} .

VSLS.U(cont.)

Unsigned Saturating Left Shift

Exceptions

vIVL Invalid Vector Length Exception

Notes

Vector Floating-Point Square Root

VSQRT.fmt

	31	26 25	24	21 20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	0	src	dest	op	1
-	6	1	4	5	5	5	6	

Assembly

$$\operatorname{vsqrt} \left\{ \begin{array}{l} . \, s \\ . \, d \end{array} \right\} [.1] \, \operatorname{vr}_{\operatorname{dest}}, \, \operatorname{vr}_{\operatorname{src}}$$

VSQRT.fmt(cont.)

Vector Floating-Point Square Root

Operation (Single Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 2) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = sqrt_s (x, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

VSQRT.fmt(cont.)

Operation (Double Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = sqrt_d (x, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false;
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

VSQRT.fmt(cont.)

Vector Floating-Point Square Root

Description

Each unmasked VP places into $vr_{\tt dest}$ the floating-point square root of $vr_{\tt src}$.

Exceptions

vIVL Invalid Vector Length ExceptionvIUI Illegal Use of Instruction Exception

Notes

Vector Arithmetic Right Shift

VSRA

	31	26 25	24 21	20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	src2	src1	dest	op	Ì
· -	6	1	4	5	5	5	6	

Assembly

```
vsra \begin{cases} . \ vv[.1] \ vr_{dest} \ , \ vr_{src1} \ , \ vr_{src2} \\ . \ sv[.1] \ vr_{dest} \ , \ vs_{src1} \ , \ vr_{src2} \\ . \ vs[.1] \ vr_{dest} \ , \ vr_{src1} \ , \ vs_{src2} \end{cases}
```

Operation

```
if (vl > mvl) {
 Raise vIVL;
shamt_mask = (1 << (vpw + 3)) - 1;
for (vp = 0; vp < mvl; vp++) {
 if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else if (sv) {
      x = VS[src1];
      y = VR[src2][vp];
    } else {
      x = VR[src1][vp];
      y = VS[src2];
    y &= shamt_mask;
    z = shift_right_arith(x, y);
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
```

Description

Each unmasked VP writes into vr_{dest} the signed integer contents of vs_{src1}/vr_{src1} right-shifted by the number of bits specified by vs_{src2}/vr_{src2} , where at least one source is a vector. The shift amount is the b-bit unsigned integer taken from the low-order end of vs_{src2}/vr_{src2} , where 2^b equals the VP width in bits. The result is sign-extended.

VSRA(cont.)

Vector Arithmetic Right Shift

Exceptions

vIVL Invalid Vector Length Exception

Notes

Only the lower b bits of the register from which the shift amount is taken are used (2^b equals the VP width in bits).

Vector Shift Right Logical

VSRL

	31	26 25	24 21	20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	src2	src1	dest	op]
	6	1	4	5	5	5	6	

Assembly

```
vsrl \begin{cases} . \ vv[.1] \ vr_{\text{dest}}, \ vr_{\text{src1}}, \ vr_{\text{src2}} \\ . \ sv[.1] \ vr_{\text{dest}}, \ vs_{\text{src1}}, \ vr_{\text{src2}} \\ . \ vs[.1] \ vr_{\text{dest}}, \ vr_{\text{src1}}, \ vs_{\text{src2}} \end{cases}
```

Operation

```
if (vl > mvl) {
 Raise vIVL;
shamt_mask = (1 << (vpw + 3)) - 1;
for (vp = 0; vp < mvl; vp++) {
 if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else if (sv) {
      x = VS[src1];
      y = VR[src2][vp];
    } else {
      x = VR[src1][vp];
      y = VS[src2];
   y &= shamt_mask;
    z = x \gg y;
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
```

Description

Each unmasked VP writes into vr_{dest} the signed integer contents of vs_{src1}/vr_{src1} right-shifted by the number of bits specified by vs_{src2}/vr_{src2} , where at least one source is a vector. The shift amount is the b-bit unsigned integer taken from the low-order end of vs_{src2}/vr_{src2} , where 2^b equals the VP width in bits. The result is zero-extended.

VSRL(cont.)

Vector Shift Right Logical

Exceptions


vIVL Invalid Vector Length Exception

Notes

VSRLnotes

Signed Shift Right And Round

VSRR



Assembly

```
vsrr[.1] vr<sub>dest</sub>, vr<sub>src</sub>
```

Operation

```
assert (RM == TRC || RM == UP || RM == NRE || RM == JAM);
if (v1 > mv1) {
   Raise vIVL;
}
shamt_mask = (1 << (vpw + 3)) - 1;
shamt = vshamt & shamt_mask;
for (vp = 0; vp < mv1; vp++) {
   if (vp < v1 && VF[mask][vp]) {
        x = VR[src][vp];
        z = signed_shift_right_and_round (x, shamt, RM);
   } else {
        z = VR[dest][vp];
   }
   VR[dest][vp] = z;
}</pre>
```

Description

Each unmasked VP writes into vr_{dest} the right arithmetic shift of vr_{src} . The result is rounded as per the fixed-point rounding mode. The shift amount is taken from vc_{vshamt} .

Exceptions

vIVL Invalid Vector Length Exception

Notes

VSRR.U

Unsigned Shift Right And Round



Assembly

```
vsrr.u[.1] vr<sub>dest</sub>, vr<sub>src</sub>
```

Operation

```
assert (RM == TRC || RM == UP || RM == NRE || RM == JAM);
if (v1 > mv1) {
   Raise vIVL;
}
shamt_mask = (1 << (vpw + 3)) - 1;
shamt = vshamt & shamt_mask;
for (vp = 0; vp < mv1; vp++) {
   if (vp < v1 && VF[mask][vp]) {
        x = VR[src][vp];
        z = unsigned_shift_right_and_round (x, shamt, RM);
   } else {
        z = VR[dest][vp];
   }
   VR[dest][vp] = z;
}</pre>
```

Description

Each unmasked VP writes into vr_{dest} the right logical shift of vr_{src} . The result is rounded as per the fixed-point rounding mode. The shift amount is taken from vc_{vshamt} .

Exceptions

vIVL Invalid Vector Length Exception

Notes

Signed Saturating Subtract

VSSUB

	31	26 25	24 21	20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	src2	src1	dest	op	Ì
· -	6	1	4	5	5	5	6	

Assembly

```
vssub \begin{cases} . \ vv[.1] \ vr_{\text{dest}} \ , \ vr_{\text{src1}} \ , \ vr_{\text{src2}} \\ . \ sv[.1] \ vr_{\text{dest}} \ , \ vs_{\text{src1}} \ , \ vr_{\text{src2}} \\ . \ vs[.1] \ vr_{\text{dest}} \ , \ vr_{\text{src1}} \ , \ vs_{\text{src2}} \end{cases}
```

```
if (vl > mvl) {
 Raise vIVL;
raise_S = false;
for (vp = 0; vp < mvl; vp++) {
  if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else if (sv) {
      x = VS[src1];
      y = VR[src2][vp];
    } else {
      x = VR[src1][vp];
      y = VS[src2];
    z = signed_saturating_sub (x, y, &saturated);
    if (saturated) {
      f = true;
      if (!speculative && S_enabled) {
       raise_S = true;
        z = VR[dest][vp]; /* don't write result */
    } else {
     f = VF[vfe_S][vp];
  } else {
    z = VR[dest][vp];
    f = VF[vfe_S][vp];
  VR[dest][vp] = z;
  VF[vfe_S][vp] = f;
if (raise_S) {
 Raise vAri;
```

VSSUB(cont.)

Signed Saturating Subtract

Description

Each unmasked VP writes into vr_{dest} the signed integer subtraction of vs_{src1}/vr_{src1} and vs_{src2}/vr_{src2} , where at least one source is a vector. The difference saturates to the VP width instead of overflowing.

Exceptions

vIVL Invalid Vector Length Exception

Notes

Signed Saturating Subtract

VSSUB.U

	31	26 25	24 21	20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	src2	src1	dest	op	Ì
· -	6	1	4	5	5	5	6	

Assembly

```
vssub.u \begin{cases} . \ vv[.1] \ vr_{dest} \ , \ vr_{src1} \ , \ vr_{src2} \\ . \ sv[.1] \ vr_{dest} \ , \ vs_{src1} \ , \ vr_{src2} \\ . \ vs[.1] \ vr_{dest} \ , \ vr_{src1} \ , \ vs_{src2} \end{cases}
```

```
if (vl > mvl) {
 Raise vIVL;
raise_S = false;
for (vp = 0; vp < mvl; vp++) {
  if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else if (sv) {
      x = VS[src1];
      y = VR[src2][vp];
    } else {
      x = VR[src1][vp];
      y = VS[src2];
    z = unsigned_saturating_sub (x, y, &saturated);
    if (saturated) {
      f = true;
      if (!speculative && S_enabled) {
       raise_S = true;
        z = VR[dest][vp]; /* don't write result */
    } else {
     f = VF[vfe_S][vp];
  } else {
    z = VR[dest][vp];
    f = VF[vfe_S][vp];
  VR[dest][vp] = z;
  VF[vfe_S][vp] = f;
if (raise_S) {
  Raise vAri;
```

VSSUB.U(cont.)

Signed Saturating Subtract

Description

Each unmasked VP writes into vr_{dest} the unsigned integer subtraction of vs_{src1}/vr_{src1} and vs_{src2}/vr_{src2} , where at least one source is a vector. The difference saturates to zero instead of underflowing.


Exceptions

vIVL Invalid Vector Length Exception

Notes

Unit Stride Vector Store

VST



Assembly

$$vst \begin{cases} .b \\ .h \\ .w \\ .1 \end{bmatrix} [.1] vr_{src}[, vbase[, vinc]]$$

```
assert (nbytes == 1 \mid \mid nbytes == 2 \mid \mid nbytes == 4 \mid \mid nbytes == 8);
if (vl > mvl) {
  Raise vIVL;
if (nbytes > (1 << vpw)) {
 Raise vIUI;
for (vp = 0; vp < vl; vp++) {
  if (VF[mask][vp]) {
    va = base + nbytes * vp;
    if (va & (nbytes - 1)) {
      fault[vp] = vAdEL;
    } else {
      fault[vp] = translate (WRITE, nbytes, va, &pa[vp]);
    if (fault[vp] != Exc_none) {
      Raise fault[vp];
  }
}
for (vp = 0; vp < vl; vp++) {
  if (VF[mask][vp]) {
   x = VR[src][vp];
    store (pa[vp], nbytes, x);
VC[vc_base] = base + inc;
```

VST(cont.)

Unit Stride Vector Store

Description

The VPs perform a contiguous vector store of vr_{src} . The base address is given by vbase (default is $vbase_0$), and must be aligned to the width of the data in memory. The signed increment in vinc (default is $vinc_0$) is added to vbase as a side-effect. The width of each element in memory is given by the opcode. The register value is truncated from the VP width to the memory width. The VPs access memory in order.

Exceptions

VIVL	Invalid Vector Length Exception
VIUI	Illegal Use of Instruction Exception
vAdES	Vector Address Error (Store)
vMod	Vector TLB Modification Exception
vTLBS	Vector TLB Exception (Store)
vDBEA	Vector Bus Error Exception (Address)
vDBED	Vector Bus Error Exception (Data)
vWatch	Watch Address Exception

Notes

All addresses are checked and translated before any values are stored.

Variable Stride Vector Store

VSTS



Assembly

```
assert (nbytes == 1 \mid \mid nbytes == 2 \mid \mid nbytes == 4 \mid \mid nbytes == 8);
if (vl > mvl) {
  Raise vIVL;
if (nbytes > (1 << vpw)) {
 Raise vIUI;
for (vp = 0; vp < vl; vp++) {
  if (VF[mask][vp]) {
    va = base + nbytes * stride * vp;
    if (va & (nbytes - 1)) {
      fault[vp] = vAdEL;
    } else {
      fault[vp] = translate (WRITE, nbytes, va, &pa[vp]);
    if (fault[vp] != Exc_none) {
      Raise fault[vp];
  }
}
for (vp = 0; vp < vl; vp++) {
  if (VF[mask][vp]) {
   x = VR[src][vp];
    store (pa[vp], nbytes, x);
VC[vc_base] = base + inc;
```

VSTS(cont.)

Variable Stride Vector Store

Description

The VPs perform a contiguous vector store of vr_{src} . The base address is given by vbase (default is $vbase_0$), and must be aligned to the width of the data in memory. The *signed* stride is given by vstride (default is $vstride_0$). The stride is in terms of elements, not in terms of bytes. The signed increment in vinc (default is $vinc_0$) is added to vbase as a side-effect. The width of each element in memory is given by the opcode. The register value is truncated from the VP width to the memory width. The VPs access memory in order.

Exceptions

VIVL	Invalid Vector Length Exception
VIUI	Illegal Use of Instruction Exception
vAdES	Vector Address Error (Store)
vMod	Vector TLB Modification Exception
vTLBS	Vector TLB Exception (Store)
vDBEA	Vector Bus Error Exception (Address)
vDBED	Vector Bus Error Exception (Data)
vWatch	Watch Address Exception

Notes

All addresses are checked and translated before any values are stored.

Unordered Indexed Vector Store

VSTX



Assembly

```
assert (nbytes == 1 \mid \mid nbytes == 2 \mid \mid nbytes == 4 \mid \mid nbytes == 8);
if (vl > mvl) {
  Raise vIVL;
if (nbytes > (1 << vpw)) {
 Raise vIUI;
for (vp = 0; vp < vl; vp++) {
  if (VF[mask][vp]) {
    va = base + VR[offsets][vp];
    if (va & (nbytes - 1)) {
      fault[vp] = vAdEL;
    } else {
      fault[vp] = translate (WRITE, nbytes, va, &pa[vp]);
    if (fault[vp] != Exc_none) {
      Raise fault[vp];
  }
}
for (vp = 0; vp < vl; vp++) {
  if (VF[mask][vp]) {
   x = VR[src][vp];
    store (pa[vp], nbytes, x);
}
```

VSTX(cont.)

Unordered Indexed Vector Store

Description

The VPs perform an indexed vector store of vr_{src} . The base address is given by vbase (default is $vbase_0$). The signed offsets are given by $vr_{offsets}$. The offsets are in units of bytes, not in units of elements. The effective addresses must be aligned to the width of the data in memory. The register value is truncated from the VP width to the memory width. The stores may be performed in any order.

Exceptions

VIVL	Invalid Vector Length Exception
VIUI	Illegal Use of Instruction Exception
vAdES	Vector Address Error (Store)
vMod	Vector TLB Modification Exception
vTLBS	Vector TLB Exception (Store)
vDBEA	Vector Bus Error Exception (Address)
vDBED	Vector Bus Error Exception (Data)
vWatch	Watch Address Exception

Notes

All addresses are checked and translated before any values are stored. An implementation is free to perform the stores in any order. The implementation shown performs them in order.

Ordered Indexed Vector Store

VSTXO



Assembly

$$vstxo \begin{cases} .b \\ .h \\ .w \\ .1 \end{cases} [.1] vr_{src}, vr_{offsets}[, vbase]$$

```
assert (nbytes == 1 \mid \mid nbytes == 2 \mid \mid nbytes == 4 \mid \mid nbytes == 8);
if (vl > mvl) {
  Raise vIVL;
if (nbytes > (1 << vpw)) {
 Raise vIUI;
for (vp = 0; vp < vl; vp++) {
  if (VF[mask][vp]) {
    va = base + VR[offsets][vp];
    if (va & (nbytes - 1)) {
      fault[vp] = vAdEL;
    } else {
      fault[vp] = translate (WRITE, nbytes, va, &pa[vp]);
    if (fault[vp] != Exc_none) {
      Raise fault[vp];
  }
}
for (vp = 0; vp < vl; vp++) {
  if (VF[mask][vp]) {
   x = VR[src][vp];
    store (pa[vp], nbytes, x);
}
```

VSTXO(cont.)

Ordered Indexed Vector Store

Description

Operation is identical to vstx, except that the VPs access memory in order.

Exceptions

VIVL	Invalid Vector Length Exception
VIUI	Illegal Use of Instruction Exception
vAdES	Vector Address Error (Store)
vMod	Vector TLB Modification Exception
vTLBS	Vector TLB Exception (Store)
vDBEA	Vector Bus Error Exception (Address)
vDBED	Vector Bus Error Exception (Data)
vWatch	Watch Address Exception

Notes

Signed Vector Integer Subtract

VSUB

	31	26 25	24 21	1 20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	src2	src1	dest	op	Ì
· -	6	1	4	5	5	5	6	

Assembly

```
vsub \begin{cases} . \ vv[.1] \ vr_{\texttt{dest}} \ , \ vr_{\texttt{src1}} \ , \ vr_{\texttt{src2}} \\ . \ sv[.1] \ vr_{\texttt{dest}} \ , \ vs_{\texttt{src1}} \ , \ vr_{\texttt{src2}} \\ . \ vs[.1] \ vr_{\texttt{dest}} \ , \ vr_{\texttt{src1}} \ , \ vs_{\texttt{src2}} \end{cases}
```

Operation

```
if (vl > mvl) {
 Raise vIVL;
raise_F = false;
for (vp = 0; vp < mvl; vp++) {
  if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else if (sv) {
      x = VS[src1];
      y = VR[src2][vp];
    } else {
      x = VR[src1][vp];
      y = VS[src2];
    z = x - y;
    if (sub\_overflow (x, y, z)) {
      f = true;
      if (!speculative && F_enabled) {
       raise_F = true;
        z = VR[dest][vp]; /* don't write result */
    } else {
     f = VF[vfe_F][vp];
  } else {
    z = VR[dest][vp];
    f = VF[vfe_F][vp];
  VR[dest][vp] = z;
  VF[vfe_F][vp] = f;
if (raise_F) {
 Raise vAri;
```

VSUB(cont.)

Signed Vector Integer Subtract

Description

Each unmasked VP writes into vr_{dest} the signed integer subtraction of vs_{src1}/vr_{src1} and vs_{src2}/vr_{src2} , where at least one source is a vector.

Exceptions

vIVL Invalid Vector Length Exception

Notes

Unsigned Vector Integer Subtract

VSUB.U

31	1	26 25	24 21	20 16	15 11	10 6	5 0	
VR-Type	cop2	1	op	src2	src1	dest	op	ı
' <u></u>	6	1	4	5	5	5	6	

Assembly

```
vsub.u \begin{cases} . \ vv[.1] \ vr_{\text{dest}} \ , \ vr_{\text{src1}} \ , \ vr_{\text{src2}} \\ . \ sv[.1] \ vr_{\text{dest}} \ , \ vs_{\text{src1}} \ , \ vr_{\text{src2}} \\ . \ vs[.1] \ vr_{\text{dest}} \ , \ vr_{\text{src1}} \ , \ vs_{\text{src2}} \end{cases}
```

Operation

```
if (vl > mvl) {
 Raise vIVL;
for (vp = 0; vp < mvl; vp++) \{
 if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else if (sv) {
      x = VS[src1];
      y = VR[src2][vp];
    } else {
      x = VR[src1][vp];
      y = VS[src2];
   z = x - y;
  } else {
   z = VR[dest][vp];
 VR[dest][vp] = z;
```

VSUB.U(cont.)

Unsigned Vector Integer Subtract

Description

Each unmasked VP writes into vr_{dest} the unsigned integer subtraction of vs_{src1}/vr_{src1} and vs_{src2}/vr_{src2} , where at least one source is a vector.

Exceptions

vIVL Invalid Vector Length Exception

Notes

The only difference between vsub and vsub.u is that vsub can overflow, while vsub.u cannot.

Vector Floating-Point Subtract

VSUB.fmt

	31	26 25	24	21 20 16	15 11	10 6	5	0
VR-Type	cop2	1	op	src2	src1	dest	op	1
-	6	1	4	5	5	5	6	

Assembly

$$vsub \begin{cases} . \text{ s} \\ . \text{d} \end{cases} \begin{cases} . \text{vv}[.1] \text{ } \text{vr}_{\text{dest}} \text{, } \text{vr}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ . \text{sv}[.1] \text{ } \text{vr}_{\text{dest}} \text{, } \text{vs}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ . \text{vs}[.1] \text{ } \text{vr}_{\text{dest}} \text{, } \text{vr}_{\text{src1}} \text{, } \text{vs}_{\text{src2}} \end{cases}$$

VSUB.fmt(cont.)

Vector Floating-Point Subtract

Operation (Single Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 2) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else if (sv) {
      x = VS[src1];
      y = VR[src2][vp];
    } else {
      x = VR[src1][vp];
      y = VS[src2];
    z = sub_s (x, y, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
  } else {
    z = VR[dest][vp];
 VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 || VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
 VF[vfe_V][vp] = V || VF[vfe_V][vp];
 VF[vfe_E][vp] = E || VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
 Raise vAri;
```

Vector Floating-Point Subtract

VSUB.fmt(cont.)

Operation (Double Precision)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else if (sv) {
      x = VS[src1];
      y = VR[src2][vp];
    } else {
      x = VR[src1][vp];
      y = VS[src2];
    z = sub_d (x, y, FS, RM, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
  } else {
    z = VR[dest][vp];
 VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 || VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
 VF[vfe_V][vp] = V || VF[vfe_V][vp];
 VF[vfe_E][vp] = E | VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
 Raise vAri;
```

VSUB.fmt(cont.)

Vector Floating-Point Subtract

Description


Each unmasked VP places the floating-point difference of vr_{src1}/vs_{src1} and vr_{src2}/vf_{src2} into vr_{dest} , where at least one souce is a vector.

Exceptions

vIVLInvalid Vector Length ExceptionvIUIIllegal Use of Instruction Exception

Notes

Vector Sync VSYNC



Assembly

$$\text{vsync} \begin{cases} . \text{ sav} \\ . \text{ vas} \\ . \text{ vav} \\ . \text{ vp} \end{cases} \begin{cases} \phi \\ . \text{ raw} \\ . \text{ war} \\ . \text{ waw} \end{cases}$$

Operation

/* operation is a nop in a simple implementation */

Description


Enforces scalar-after-vector, vector-after-scalar, vector-after-vector, or intra-vp memory ordering. If none of raw/war/waw are specified, then all are in effect. All relevant memory references preceding the sync must appear to execute before all relevant memory references following the sync. Order is defined as program order.

Exceptions

None.

Notes





Assembly

vtlbp

Operation

fprintf (stderr, "vtlbp not yet implementedn");

Description


This instruction is not yet implemented.

Exceptions

None.

Notes

Vector TLB Read VTLBR



Assembly

vtlbr

Operation

fprintf (stderr, "vtlbr not yet implementedn");

Description

This instruction is not yet implemented.


Exceptions

None.

Notes

VTLBWI

Vector TLB Write Indexed



Assembly

vtlbwi

Operation

fprintf (stderr, "vtlbwi not yet implementedn");

Description

This instruction is not yet implemented.

Exceptions

None.

Notes

Vector TLB Write Random

VTLBWR



Assembly

vtlbwr

Operation

fprintf (stderr, "vtlbwr not yet implementedn");

Description

This instruction is not yet implemented.

Exceptions

None.

Notes

VTRUNC

Vector Floating-Point Truncate



Assembly

$$vtrunc \begin{cases} . w \\ . 1 \end{cases} \begin{cases} . s \\ . d \end{cases} [.1] vr_{dest}, vr_{src}$$

Vector Floating-Point Truncate

VTRUNC(cont.)

Operation (Single to Word)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 2) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = trunc_s_{to_w} (x, FS, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false;
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

VTRUNC(cont.)

Vector Floating-Point Truncate

Operation (Double to Word)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = trunc_d_{to_w} (x, FS, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

Vector Floating-Point Truncate

VTRUNC(cont.)

Operation (Single to Long)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = trunc_s_{to_l} (x, FS, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false;
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
  VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

VTRUNC(cont.)

Vector Floating-Point Truncate

Operation (Double to Long)

```
if (vl > mvl) {
 Raise vIVL;
if (vpw < 3) {
 Raise vIUI;
raise_I = raise_U = raise_O = raise_Z = raise_V = raise_E = false;
for (vp = 0; vp < mvl; vp++) {
 I = U = O = Z = V = E = false;
 if (vp < vl && VF[mask][vp]) {</pre>
   x = VR[src][vp];
    z = trunc_d_{to_l} (x, FS, &I, &U, &O, &Z, &V, &E);
    if (!speculative) {
      write = true;
      if (I && I_enabled) { raise_I = true; write = false; }
      if (U && U_enabled) { raise_U = true; write = false;
      if (0 && O_enabled) { raise_0 = true; write = false;
      if (Z && Z_enabled) { raise_Z = true; write = false;
      if (V && V_enabled) { raise_V = true; write = false; }
      if (E) { raise_E = true; write = false; }
      if (!write) {
        z = VR[dest][vp];
    }
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
 VF[vfe_I][vp] = I || VF[vfe_I][vp];
 VF[vfe_U][vp] = U \mid VF[vfe_U][vp];
 VF[vfe_0][vp] = 0 \mid \mid VF[vfe_0][vp];
 VF[vfe_Z][vp] = Z | VF[vfe_Z][vp];
 VF[vfe_V][vp] = V || VF[vfe_V][vp];
  VF[vfe_E][vp] = E \mid \mid VF[vfe_E][vp];
if (raise_I || raise_U || raise_O || raise_Z || raise_V || raise_E) {
  Raise vAri;
```

Vector Floating-Point Truncate

VTRUNC(cont.)

Description

Each unmasked VP places into vr_{dest} the result of converting vr_{src} from a floating-point format to a signed integer format, using the *truncate* rounding mode.

Exceptions

vIVLInvalid Vector Length ExceptionvIUIIllegal Use of Instruction Exception

Notes

VXLMADD

Signed Multiply Add Lower Halves



Assembly

$$vxlmadd \begin{cases} . \ vv[.1] \ vr_{\texttt{dest}} \text{, } vr_{\texttt{src1}} \text{, } vr_{\texttt{src2}} \\ . \ sv[.1] \ vr_{\texttt{dest}} \text{, } vs_{\texttt{src1}} \text{, } vr_{\texttt{src2}} \end{cases}$$

Signed Multiply Add Lower Halves

VXLMADD(cont.)

Operation

```
assert (RM == TRC || RM == UP || RM == NRE || RM == JAM);
if (vl > mvl) {
 Raise vIVL;
shamt_mask = (1 << (vpw + 3)) - 1;
shamt = vshamt & shamt_mask;
raise_S = false;
for (vp = 0; vp < mvl; vp++) {
 if (vp < vl && VF[mask][vp]) {
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else {
     x = VS[src1];
     y = VR[src2][vp];
    w = VR[src3][vp];
    z = signed_multiply_lower_halves (x, y);
    z = signed_shift_right_and_round (z, shamt, RM);
    z = signed_saturating_add (w, z, &saturated);
    if (saturated) {
      f = true;
      if (!speculative && S_enabled) {
        raise_S = true;
        z = VR[dest][vp]; /* don't write result */
      }
    } else {
      f = VF[vfe_S][vp];
  } else {
    z = VR[dest][vp];
    f = VF[vfe_S][vp];
 VR[dest][vp] = z;
  VF[vfe_S][vp] = f;
if (raise_S) {
 Raise vAri;
```

VXLMADD(cont.)

Signed Multiply Add Lower Halves

Description

Each unmasked VP computes the signed integer product of the lower halves of vs_{src1}/vr_{src1} and vr_{src2} . This result is added into vr_{dest} after an arithmetic right shift and fixed-point round. The final result is saturated. The shift amount is taken from vc_{vshamt} .

Exceptions

vIVL Invalid Vector Length Exception

Notes

If the source registers do not contain valid half-width signed integers, then the operation is not sensible

Unsigned Multiply Add Lower Halves

VXLMADD.U



Assembly

$$vxlmadd.u \begin{cases} . \ vv[.1] \ \ vr_{\text{dest}} \text{, } \ vr_{\text{src1}} \text{, } \ \ vr_{\text{src2}} \\ . \ sv[.1] \ \ vr_{\text{dest}} \text{, } \ \ vs_{\text{src1}} \text{, } \ \ vr_{\text{src2}} \end{cases}$$

VXLMADD.U(cont.)

Unsigned Multiply Add Lower Halves

Operation

```
assert (RM == TRC || RM == UP || RM == NRE || RM == JAM);
if (vl > mvl) {
 Raise vIVL;
shamt_mask = (1 << (vpw + 3)) - 1;
shamt = vshamt & shamt_mask;
raise_S = false;
for (vp = 0; vp < mvl; vp++) {
 if (vp < vl && VF[mask][vp]) {
    if (vv) {
      x = VR[src1][vp];
     y = VR[src2][vp];
    } else {
     x = VS[src1];
     y = VR[src2][vp];
    w = VR[src3][vp];
    z = unsigned_multiply_lower_halves (x, y);
    z = unsigned\_shift\_right\_and\_round (z, shamt, RM);
    z = unsigned_saturating_add (w, z, &saturated);
    if (saturated) {
      f = true;
      if (!speculative && S_enabled) {
       raise_S = true;
        z = VR[dest][vp]; /* don't write result */
      }
    } else {
      f = VF[vfe_S][vp];
  } else {
    z = VR[dest][vp];
    f = VF[vfe_S][vp];
  VR[dest][vp] = z;
  VF[vfe_S][vp] = f;
if (raise_S) {
 Raise vAri;
```

Unsigned Multiply Add Lower Halves

VXLMADD.U(cont.)

Description

Each unmasked VP computes the unsigned integer product of the lower halves of vs_{src1}/vr_{src1} and vr_{src2} . This result is added into vr_{dest} after a logical right shift and fixed-point round. The final result is saturated. The shift amount is taken from vc_{vshamt} .

Exceptions

vIVL Invalid Vector Length Exception

Notes

VXLMSUB

Signed Multiply Subtract Lower Halves



Assembly

$$vxlmsub \begin{cases} . \ vv[.1] \ vr_{\tt dest} \ , \ vr_{\tt src1} \ , \ vr_{\tt src2} \\ . \ sv[.1] \ vr_{\tt dest} \ , \ vs_{\tt src1} \ , \ vr_{\tt src2} \end{cases}$$

Signed Multiply Subtract Lower Halves

VXLMSUB(cont.)

Operation

```
assert (RM == TRC || RM == UP || RM == NRE || RM == JAM);
if (vl > mvl) {
 Raise vIVL;
shamt_mask = (1 << (vpw + 3)) - 1;
shamt = vshamt & shamt_mask;
raise_S = false;
for (vp = 0; vp < mvl; vp++) {
 if (vp < vl && VF[mask][vp]) {
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else {
     x = VS[src1];
     y = VR[src2][vp];
    w = VR[src3][vp];
    z = signed_multiply_lower_halves (x, y);
    z = signed_shift_right_and_round (z, shamt, RM);
    z = signed_saturating_sub (w, z, &saturated);
    if (saturated) {
      f = true;
      if (!speculative && S_enabled) {
        raise_S = true;
        z = VR[dest][vp]; /* don't write result */
      }
    } else {
      f = VF[vfe_S][vp];
  } else {
    z = VR[dest][vp];
    f = VF[vfe_S][vp];
  VR[dest][vp] = z;
  VF[vfe_S][vp] = f;
if (raise_S) {
 Raise vAri;
```

VXLMSUB(cont.)

Signed Multiply Subtract Lower Halves

Description

Each unmasked VP computes the signed integer product of the lower halves of vs_{src1}/vr_{src1} and vr_{src2} . This result is subtracted from vr_{dest} after an arithmetic right shift and fixed-point round. The final result is saturated. The shift amount is taken from vc_{vshamt} .

Exceptions

vIVL Invalid Vector Length Exception

Notes

If the source registers do not contain valid half-width signed integers, then the operation is not sensible

Unsigned Multiply Subtract Lower Halves

VXLMSUB.U

	31	26 25	24	21 20	16 15	11 10	6 5	0
VR-Type	cop2	. 1	op	src2	src1	dest	t op	
-	6	1	4	5	5	5	6	

Assembly

$$vxlmsub.u \begin{cases} . \ vv[.1] \ vr_{\text{dest}} \text{, } vr_{\text{src1}} \text{, } vr_{\text{src2}} \\ . \ sv[.1] \ vr_{\text{dest}} \text{, } vs_{\text{src1}} \text{, } vr_{\text{src2}} \end{cases}$$

VXLMSUB.U(cont.)

Unsigned Multiply Subtract Lower Halves

Operation

```
assert (RM == TRC || RM == UP || RM == NRE || RM == JAM);
if (vl > mvl) {
 Raise vIVL;
shamt_mask = (1 << (vpw + 3)) - 1;
shamt = vshamt & shamt_mask;
raise_S = false;
for (vp = 0; vp < mvl; vp++) {
 if (vp < vl && VF[mask][vp]) {
    if (vv) {
      x = VR[src1][vp];
     y = VR[src2][vp];
    } else {
     x = VS[src1];
     y = VR[src2][vp];
    w = VR[src3][vp];
    z = unsigned_multiply_lower_halves (x, y);
    z = unsigned\_shift\_right\_and\_round (z, shamt, RM);
    z = unsigned_saturating_sub (w, z, &saturated);
    if (saturated) {
      f = true;
      if (!speculative && S_enabled) {
       raise_S = true;
        z = VR[dest][vp]; /* don't write result */
      }
    } else {
      f = VF[vfe_S][vp];
  } else {
    z = VR[dest][vp];
    f = VF[vfe_S][vp];
  VR[dest][vp] = z;
  VF[vfe_S][vp] = f;
if (raise_S) {
 Raise vAri;
```

Unsigned Multiply Subtract Lower Halves

VXLMSUB.U(cont.)

Description

Each unmasked VP computes the unsigned integer product of the lower halves of vs_{src1}/vr_{src1} and vr_{src2} . This result is subtracted from vr_{dest} after a logical right shift and fixed-point round. The final result is saturated. The shift amount is taken from vc_{vshamt} .

Exceptions

vIVL Invalid Vector Length Exception

Notes

VXLMUL

Signed Multiply Lower Halves



Assembly

```
 \begin{aligned} & \text{vxlmul} \begin{cases} . \text{ vv}[.1] & \text{vr}_{\text{dest}} \text{, } \text{vr}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ . \text{ sv}[.1] & \text{vr}_{\text{dest}} \text{, } \text{vs}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \end{aligned}
```

Operation

```
assert (RM == TRC || RM == UP || RM == NRE || RM == JAM);
if (vl > mvl) {
 Raise vIVL;
shamt_mask = (1 << (vpw + 3)) - 1;
shamt = vshamt & shamt_mask;
for (vp = 0; vp < mvl; vp++) {
 if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else {
      x = VS[src1];
      y = VR[src2][vp];
    z = signed_multiply_lower_halves (x, y);
    z = signed_shift_right_and_round (z, shamt, RM);
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
```

Description

Each unmasked VP computes the signed integer product of the lower halves of vs_{src1}/vr_{src1} and vr_{src2} . This result is written into vr_{dest} after an arithmetic right shift and fixed-point round. The shift amount is taken from vc_{vshamt} .

Signed Multiply Lower Halves

VXLMUL(cont.)

Exceptions

vIVL Invalid Vector Length Exception

Notes

If the source registers do not contain valid half-width signed integers, then the operation is not sensible.

VXLMUL.U

Unsigned Multiply Lower Halves



Assembly

```
vxlmul.u \begin{cases} . vv[.1] & vr_{dest}, & vr_{src1}, & vr_{src2} \\ . sv[.1] & vr_{dest}, & vs_{src1}, & vr_{src2} \end{cases}
```

Operation

```
assert (RM == TRC || RM == UP || RM == NRE || RM == JAM);
if (vl > mvl) {
 Raise vIVL;
shamt_mask = (1 << (vpw + 3)) - 1;
shamt = vshamt & shamt_mask;
for (vp = 0; vp < mvl; vp++) {
  if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else {
      x = VS[src1];
      y = VR[src2][vp];
    z = unsigned_multiply_lower_halves (x, y);
    z = unsigned_shift_right_and_round (z, shamt, RM);
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
```

Description

Each unmasked VP computes the unsigned integer product of the lower halves of vs_{src1}/vr_{src1} and vr_{src2} . This result is written into vr_{dest} after a logical right shift and fixed-point round. The shift amount is taken from vc_{vshamt} .

Unsigned Multiply Lower Halves


VXLMUL.U(cont.)

Exceptions

vIVL Invalid Vector Length Exception

Notes

VXOR Vector Xor



Assembly

$$vxor \begin{cases} . \ vv[.1] \ vr_{\text{dest}} \text{, } vr_{\text{src1}} \text{, } vr_{\text{src2}} \\ . \ sv[.1] \ vr_{\text{dest}} \text{, } vs_{\text{src1}} \text{, } vr_{\text{src2}} \end{cases}$$

Operation

```
if (vl > mvl) {
   Raise vIVL;
}
for (vp = 0; vp < mvl; vp++) {
   if (vp < vl && VF[mask][vp]) {
      if (vv) {
         x = VR[src1][vp];
        y = VR[src2][vp];
      } else {
        x = VS[src1];
        y = VR[src2][vp];
      }
      z = x ^ y;
   } else {
      z = VR[dest][vp];
   }
   VR[dest][vp] = z;
}</pre>
```

Description

Each VP writes into vr_{dest} the bit-wise logical xor of vs_{src1}/vr_{src1} and vr_{src2}.

Exceptions

vIVL Invalid Vector Length Exception

Notes

Signed Multiply Add Upper Halves

VXUMADD

$$vxumadd \begin{cases} . \, vv[.1] & vr_{\text{dest}} \text{, } vr_{\text{src1}} \text{, } vr_{\text{src2}} \\ . \, sv[.1] & vr_{\text{dest}} \text{, } vs_{\text{src1}} \text{, } vr_{\text{src2}} \end{cases}$$

VXUMADD(cont.)

Signed Multiply Add Upper Halves

```
assert (RM == TRC || RM == UP || RM == NRE || RM == JAM);
if (vl > mvl) {
 Raise vIVL;
shamt_mask = (1 << (vpw + 3)) - 1;
shamt = vshamt & shamt_mask;
raise_S = false;
for (vp = 0; vp < mvl; vp++) {
 if (vp < vl && VF[mask][vp]) {
    if (vv) {
      x = VR[src1][vp];
     y = VR[src2][vp];
    } else {
     x = VS[src1];
     y = VR[src2][vp];
    w = VR[src3][vp];
    z = signed_multiply_upper_halves (x, y);
    z = signed_shift_right_and_round (z, shamt, RM);
    z = signed_saturating_add (w, z, &saturated);
    if (saturated) {
      f = true;
      if (!speculative && S_enabled) {
       raise_S = true;
        z = VR[dest][vp]; /* don't write result */
      }
    } else {
      f = VF[vfe_S][vp];
  } else {
    z = VR[dest][vp];
    f = VF[vfe_S][vp];
 VR[dest][vp] = z;
  VF[vfe_S][vp] = f;
if (raise_S) {
 Raise vAri;
```

Signed Multiply Add Upper Halves

VXUMADD(cont.)

Description

Each unmasked VP computes the signed integer product of the upper halves of vs_{src1}/vr_{src1} and vr_{src2} . This result is added into vr_{dest} after an arithmetic right shift and fixed-point round. The final result is saturated. The shift amount is taken from vc_{vshamt} .

Exceptions

vIVL Invalid Vector Length Exception

Notes

VXUMADD.U

Unsigned Multiply Add Upper Halves



$$vxumadd.u \begin{cases} . \ vv[.1] \ vr_{\text{dest}} \ , \ vr_{\text{src1}} \ , \ vr_{\text{src2}} \\ . \ sv[.1] \ vr_{\text{dest}} \ , \ vs_{\text{src1}} \ , \ vr_{\text{src2}} \end{cases}$$

Unsigned Multiply Add Upper Halves

VXUMADD.U(cont.)

```
assert (RM == TRC || RM == UP || RM == NRE || RM == JAM);
if (vl > mvl) {
 Raise vIVL;
shamt_mask = (1 << (vpw + 3)) - 1;
shamt = vshamt & shamt_mask;
raise_S = false;
for (vp = 0; vp < mvl; vp++) {
 if (vp < vl && VF[mask][vp]) {
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else {
     x = VS[src1];
     y = VR[src2][vp];
    w = VR[src3][vp];
    z = unsigned_multiply_upper_halves (x, y);
    z = unsigned\_shift\_right\_and\_round (z, shamt, RM);
    z = unsigned_saturating_add (w, z, &saturated);
    if (saturated) {
      f = true;
      if (!speculative && S_enabled) {
        raise_S = true;
        z = VR[dest][vp]; /* don't write result */
      }
    } else {
      f = VF[vfe_S][vp];
  } else {
    z = VR[dest][vp];
    f = VF[vfe_S][vp];
  VR[dest][vp] = z;
  VF[vfe_S][vp] = f;
if (raise_S) {
 Raise vAri;
```

VXUMADD.U(cont.)

Unsigned Multiply Add Upper Halves

Description

Each unmasked VP computes the unsigned integer product of the upper halves of vs_{src1}/vr_{src1} and vr_{src2} . This result is added into vr_{dest} after a logical right shift and fixed-point round. The final result is saturated. The shift amount is taken from vc_{vshamt} .

Exceptions

vIVL Invalid Vector Length Exception

Notes

Signed Multiply Subtract Upper Halves

VXUMSUB

	31	26 25		21 20 16	15 11	10 6	5 0
VR-Type	cop2	1	op	src2	src1	dest	op
_	6	1	4	5	5	5	6

$$vxumsub \begin{cases} . \, vv[.1] & vr_{\text{dest}} \text{, } vr_{\text{src1}} \text{, } vr_{\text{src2}} \\ . \, sv[.1] & vr_{\text{dest}} \text{, } vs_{\text{src1}} \text{, } vr_{\text{src2}} \end{cases}$$

VXUMSUB(cont.)

Signed Multiply Subtract Upper Halves

```
assert (RM == TRC || RM == UP || RM == NRE || RM == JAM);
if (vl > mvl) {
 Raise vIVL;
shamt_mask = (1 << (vpw + 3)) - 1;
shamt = vshamt & shamt_mask;
raise_S = false;
for (vp = 0; vp < mvl; vp++) {
 if (vp < vl && VF[mask][vp]) {
    if (vv) {
      x = VR[src1][vp];
     y = VR[src2][vp];
    } else {
     x = VS[src1];
     y = VR[src2][vp];
    w = VR[src3][vp];
    z = signed_multiply_upper_halves (x, y);
    z = signed_shift_right_and_round (z, shamt, RM);
    z = signed_saturating_sub (w, z, &saturated);
    if (saturated) {
      f = true;
      if (!speculative && S_enabled) {
       raise_S = true;
        z = VR[dest][vp]; /* don't write result */
      }
    } else {
      f = VF[vfe_S][vp];
  } else {
    z = VR[dest][vp];
    f = VF[vfe_S][vp];
 VR[dest][vp] = z;
  VF[vfe_S][vp] = f;
if (raise_S) {
 Raise vAri;
```

Signed Multiply Subtract Upper Halves

VXUMSUB(cont.)

Description

Each unmasked VP computes the signed integer product of the upper halves of vs_{src1}/vr_{src1} and vr_{src2} . This result is subtracted from vr_{dest} after an arithmetic right shift and fixed-point round. The final result is saturated. The shift amount is taken from vc_{vshamt} .

Exceptions

vIVL Invalid Vector Length Exception

Notes

VXUMSUB.U

Unsigned Multiply Subtract Upper Halves



$$vxumsub.u \begin{cases} . \ vv[.1] \ vr_{\text{dest}} \text{, } vr_{\text{src1}} \text{, } vr_{\text{src2}} \\ . \ sv[.1] \ vr_{\text{dest}} \text{, } vs_{\text{src1}} \text{, } vr_{\text{src2}} \end{cases}$$

Unsigned Multiply Subtract Upper Halves

VXUMSUB.U(cont.)

```
assert (RM == TRC || RM == UP || RM == NRE || RM == JAM);
if (vl > mvl) {
 Raise vIVL;
shamt_mask = (1 << (vpw + 3)) - 1;
shamt = vshamt & shamt_mask;
raise_S = false;
for (vp = 0; vp < mvl; vp++) {
 if (vp < vl && VF[mask][vp]) {
    if (vv) {
      x = VR[src1][vp];
      y = VR[src2][vp];
    } else {
     x = VS[src1];
     y = VR[src2][vp];
    w = VR[src3][vp];
    z = unsigned_multiply_upper_halves (x, y);
    z = unsigned\_shift\_right\_and\_round (z, shamt, RM);
    z = unsigned_saturating_sub (w, z, &saturated);
    if (saturated) {
      f = true;
      if (!speculative && S_enabled) {
        raise_S = true;
        z = VR[dest][vp]; /* don't write result */
      }
    } else {
      f = VF[vfe_S][vp];
  } else {
    z = VR[dest][vp];
    f = VF[vfe_S][vp];
  VR[dest][vp] = z;
  VF[vfe_S][vp] = f;
if (raise_S) {
 Raise vAri;
```

VXUMSUB.U(cont.)

Unsigned Multiply Subtract Upper Halves

Description

Each unmasked VP computes the unsigned integer product of the upper halves of vs_{src1}/vr_{src1} and vr_{src2} . This result is subtracted from vr_{dest} after a logical right shift and fixed-point round. The final result is saturated. The shift amount is taken from vc_{vshamt} .

Exceptions

vIVL Invalid Vector Length Exception

Notes

Signed Multiply Upper Halves

VXUMUL

	31	26 25	24	21 20 16	15 11	10 6	5	0
VR-Type	cop2	1	op	src2	src1	dest	op	1
-	6	1	4	5	5	5	6	

Assembly

$$vxumul \begin{cases} . \ vv[.1] \ vr_{\text{dest}} \text{, } vr_{\text{src1}} \text{, } vr_{\text{src2}} \\ . \ sv[.1] \ vr_{\text{dest}} \text{, } vs_{\text{src1}} \text{, } vr_{\text{src2}} \end{cases}$$

Operation

```
assert (RM == TRC || RM == UP || RM == NRE || RM == JAM);
if (vl > mvl) {
 Raise vIVL;
shamt_mask = (1 << (vpw + 3)) - 1;
shamt = vshamt & shamt_mask;
for (vp = 0; vp < mvl; vp++) {
 if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
     x = VR[src1][vp];
     y = VR[src2][vp];
    } else {
     x = VS[src1];
      y = VR[src2][vp];
    z = signed_multiply_upper_halves (x, y);
    z = signed_shift_right_and_round (z, shamt, RM);
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
```

Description

Each unmasked VP computes the signed integer product of the upper halves of vs_{src1}/vr_{src1} and vr_{src2} . This result is written into vr_{dest} after an arithmetic right shift and fixed-point round. The shift amount is taken from vc_{vshamt} .

VXUMUL(cont.)

Signed Multiply Upper Halves

Exceptions

vIVL Invalid Vector Length Exception

Notes

Unsigned Multiply Upper Halves

VXUMUL.U

	31	26 25	24	21 20 16	15 11	10 6	5	0
VR-Type	cop2	1	op	src2	src1	dest	op	1
-	6	1	4	5	5	5	6	

Assembly

```
 \begin{aligned} & \text{vxumul.u} \\ & \left\{ \begin{array}{l} \text{.vv}[.1] & \text{vr}_{\text{dest}} \text{, } \text{vr}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \\ \text{.sv}[.1] & \text{vr}_{\text{dest}} \text{, } \text{vs}_{\text{src1}} \text{, } \text{vr}_{\text{src2}} \end{array} \right. \end{aligned}
```

Operation

```
assert (RM == TRC || RM == UP || RM == NRE || RM == JAM);
if (vl > mvl) {
 Raise vIVL;
shamt_mask = (1 << (vpw + 3)) - 1;
shamt = vshamt & shamt_mask;
for (vp = 0; vp < mvl; vp++) {
 if (vp < vl && VF[mask][vp]) {</pre>
    if (vv) {
      x = VR[src1][vp];
     y = VR[src2][vp];
    } else {
      x = VS[src1];
      y = VR[src2][vp];
    z = unsigned_multiply_upper_halves (x, y);
    z = unsigned_shift_right_and_round (z, shamt, RM);
  } else {
    z = VR[dest][vp];
  VR[dest][vp] = z;
```

Description

Each unmasked VP computes the unsigned integer product of the upper halves of vs_{src1}/vr_{src1} and vr_{src2} . This result is written into vr_{dest} after a logical right shift and fixed-point round. The shift amount is taken from vc_{vshamt} .

VXUMUL.U(cont.)

Unsigned Multiply Upper Halves

Exceptions

vIVL Invalid Vector Length Exception

Notes