**MASSANA**

FILU-50/CoolRISC

⇒ 60 MIPS

CoolRISC + DSP Core

Features

- ☐ Verilog core combines Xemics CoolRISC™ MCU functionality with DSP in a single core
- ☐ Low-power, high-performance 8-bit microcontroller architecture.
- ☐ Synthesizable Verilog –single clock design
- ☐ Scan testable –high test coverage
- ☐ Enables DSP development and implementation in C
- ☐ Evaluation board available for system development

Microcoded DSP Functions

Basic set of DSP functions include:

- ☐ FIR filters
- ☐ 1st, 2nd & Nth order IIR filters
- ☐ 256 point real FFT
- ☐ Correlation
- ☐ Matrix & Vector operations
- ☐ Taylor series

A library of advanced DSP functions is available.

Performance

- ☐ 40 MHz clock in 0.35 µm.
- ☐ DSP core has 16-bit architecture with 40-bit accumulator

Applications

- ☐ Sensors
- ☐ Medical Applications
- ☐ Low Power / Low Voltage Applications
- ☐ Digital Hearing Aids
- ☐ Communication Systems

Introduction

The FILU-50/CoolRISC is an integrated 8-bit microcontroller core from Xemics and a 16-bit fixed-point DSP coprocessor core from Massana. The CoolRISC™ is a low-power, high-performance 8-bit microcontroller architecture specifically designed for very low-power low voltage applications. The DSP coprocessor core has a set of pre-programmed DSP functions are accessed through a C function call from the CoolRISC™. This core provides 40 MIPS for the MCU and 20 MIPS for DSP in parallel.

The FILU-50/CoolRISC is available in synthesizable Verilog and facilitates the development of custom systems in silicon that required DSP capability with low power and/or low voltage. Thus retaining the advantages of industry standard development tools such as compilers, linkers and assemblers. The FILU-50/CoolRISC is a very cost effective, minimum power, low area, low voltage, microcontroller and DSP solution.

The FILU DSP coprocessor core is capable of implementing various DSP functions which are microcoded and are invoked by the microcontroller core via a shared RAM. The microcontroller core has Master control of the shared RAM via control/status bits. The microcoded kernel includes FIR and IIR filters, FFT, correlation, matrix operations and Taylor series. Extra DSP functions can be microcoded to suit particular applications.

The basic set of DSP functions are hardwired but RAM based functions can extend the DSP functionality after production. A library of advanced DSP functions is available.

It is expected that the user will develop their application entirely in C using an API to invoke DSP functions. To aid in the development process C and Verilog models are provided to allow system simulation. An evaluation board is available to allow the user to develop their own system applications.

The FILU-50 can be configured for integration with other microcontroller cores




Figure 1 FILU-50/CoolRISC block diagram including RAMs and on chip peripherals.

DSP Benchmarks

Function	Data Points	Num of Coeff	Num of Cycles	Exec Time μ s
Correlation	$N = 200$	-	$2N+8$	5 μ s
FIR	$N = 100$	$n = 20$	$N(2n+7)+5$	59 μ s
2 nd Order IIR	$N = 100$	4	$12N+8$	15 μ s
M 2 nd Order IIR	$N = 100$	$M = 3$	$N(4+8M)+8$	35 μ s
Real FFT	$N = 256$	-	10368	130 μ s

The FILU-50/CoolRISC has a DSP MIPS capability competitive to standard 16-bit DSPs such as the TI 320C50, the DSP Group Oak DSP Core and the Motorola® 56116.

Technical Specification

- ☐ Can be compiled with the CoolLIB 4.1 low-power standard cell library. This library has been ported to 0.5 μ m, 0.35 μ m and 0.25 μ m technology.
- ☐ 8-bit CoolRISC™ Microcontroller with 16-bit addressing and 16-bit DSP architecture
- ☐ 0.65 mm² in 0.35 μ m TLM

Hardware & Software Interface

Complete hardware and software interface provided for the microcontroller and DSP cores. An API is provided that enables the microcontroller to use C function calls to invoke the pre-programmed DSP functions. All of the microcontroller signals including address and data bus are available to interface to the user designed peripherals.

- ☐ Microcontroller and DSP cores already integrated and tested
- ☐ FPGA implementation available
- ☐ API provided to access DSP functions
- ☐ A complete development environment based on GNU tools is provided
- ☐ Development system available
- ☐ User designed peripherals easily added

For More Information

For more information contact

Massana Inc.,
51 E. Campbell Ave,
Campbell, CA 95008.
Tel: (408) 871 1415
Fax: (408) 871 2414

info@massana.com
www.massana.com

Xemics SA,
Rue de la Maladiere,
71 - CH-2007 Neuchatel
Tel: +41-32-720-5427
Fax: +41-32-720-5770

info@xemics.ch
www.xemics.ch