
Vector IRAM Memory Performance for Image Access Patterns

Richard Fromm rfromm@cs.berkeley.edu

http://www.cs.berkeley.edu/~rfromm/masters.html

Study VIRAM memory system performance

- Image access patterns representative of multimedia applications
 - (a) Horizontal
 - (b) Vertical
 - (c) 8 ×8 blocked
 - (d) Random




• Image Sizes

| 128×96 | 512x384 | 800×600 | 1600×1200 |
|---------|---------|-----------|-----------|
| 176×144 | 544x480 | 832x624 | 1800×1440 |
| 352x240 | 640x480 | 1024x768 | 1920×1080 |
| 352x288 | 704x480 | 1152x864 | 1920×1200 |
| 352x480 | 720x400 | 1280x720 | |
| 480x480 | 720x480 | 1280×1024 | |

VIRAM Memory System Organization

• Default configuration, 32 MB, RSBCW layout



Wing divided into 4 sub-banks


| Address Decode Fields | | | | | | | | | |
|----------------------------|--------|--------|--------|--------|--------|---------|---------|---------|----------|
| R S B C W offset | | | | | | | | | |
| 24 14 13 12 11 9 8 6 5 4 0 | | | | | | | | | |
| | Bank 0 | Bank 2 | Bank 4 | Bank 6 | Bank 8 | Bank 10 | Bank 12 | Bank 14 | |
| (| 0 | 2 | 4 | 6 | 8 | 10 | 12 | 14 | Row 0 |
| 0.1.1.1.0 | 64 | 66 | 68 | 70 | 72 | 74 | 76 | 78 | Row 1 |
| Sub-bank 0 | : | : | : | : | : | : | : | : | : |
| · · | | | | | | | | | Row 2047 |
| (| 16 | 18 | 20 | 22 | 24 | 26 | 28 | 30 | Row 0 |
| 0.1.1.1.1 | 80 | 82 | 84 | 86 | 88 | 90 | 92 | 94 | Row 1 |
| Sub-bank 1 | : | : | | | : | : | : | : | : |
| · · | | | | | | | | | Row 2047 |
| (| 32 | 34 | 36 | 38 | 40 | 42 | 44 | 46 | Row 0 |
| Sub-bank 2 | 96 | 98 | 100 | 102 | 104 | 106 | 108 | 110 | Row 1 |
| | : | : | : | : | : | : | : | : | |
| | | | | | | | | | Row 2047 |
| Sub-bank 3 | 48 | 50 | 52 | 54 | 56 | 58 | 60 | 62 | Row 0 |
| | 112 | 114 | 116 | 118 | 120 | 122 | 124 | 126 | Row 1 |
| | : | : | : | : | : | : | : | : | : |
| Ĺ | | | | | | | | | Row 2047 |


Summary of Results

| | Bandwidth in GB/s (Percentage of Peak) | | | | | |
|---------------|--|------------|------------|------------|------------|--|
| Access | | Load | | Store | | |
| Pattern | Peak | Mean | Std dev | Mean | Std dev | |
| Horizontal | 6.4 | 6.4 (100%) | 0.01 (0%) | 6.4 (100%) | 0.01 (0%) | |
| Vertical | 0.8 | 0.38 (47%) | 0.16 (19%) | 0.19 (24%) | 0.09 (11%) | |
| 8 × 8 Blocked | 6.4 | 1.4 (21%) | 0.09 (1%) | 1 1 (17%) | 0.31 (5%) | |
| Random | 0.8 | 0.20 (25%) | 0.01 (2%) | 0.10 (12%) | 0.00 (1%) | |


- Easy to get peak performance out of large unit strides
- Harder to get peak performance otherwise
- Averages can be deceiving
 - Can be wide variance (esp. strided)
- Factors limiting performance
 - Bank Conflicts
 - One request per bank per cycle
 - Sub-bank Conflicts
 - Sub-bank busy time
 - 4 cycles (loads)
 - 9 cycles (stores)
 - Short Vectors
 - Insufficient issue bandwidth
 - Simplified pipeline control
 - Data alignment


Effect of Sub-banks on Vertical Pattern






Effect of Sub-banks on Randomized Pattern






Alternative Data Layout


- (+) Modestly improves mean vertical access bandwidth
- (-) Increases variance and decreases bandwidth of some cases






Simple (XOR) Address Hashing Scheme

- (-) Decreases mean vertical access bandwidth
- (+) Decreases variance and increases bandwidth of some cases





Conclusions

The bad news

- Answer to question "What is the performance of the VIRAM memory system" is "It depends"
- Can be difficult to reason about data placement and relation to bank and sub-bank conflicts
- Lack of sub-banks are severe limitation on performance
- Extra address generation resources would be useless without memory system to support them (not shown)
- Multiple memory units can interfere with each other

The good news

- Even when less than peak, still impressive bandwidth
 - Best performance of any Intel x86 based PC for memory to memory copy STREAM benchmark is 304.0 MB/s
 - This is a 400 MHz machine, twice VIRAM-1
- Real applications are not only loads and stores
 - With sufficient computation to memory ratio and proper scheduling, hope that bandwidth is sufficient and application can keep all VFUs busy
- Only one memory unit (recent change) makes reasoning easier, eliminates interference between memory units
- Only one memory unit allows for decoupled stores (and maybe loads)