**MASSANA**

# FILU-200™ $\Rightarrow$ 200 MIPS 30000 gate DSP Coprocessor Core

## Performance

- ☐ 200 MIPS in 0.25  $\mu$ m
- ☐ Dual Mac architecture
- ☐ 16-bit architecture, 20-bit internal data path, 44-bit accumulation

## Features

- ☐ Fully synthesizable Verilog –single clock design
- ☐ Technology independent
- ☐ Scan testable –high test coverage
- ☐ Enables efficient DSP on RISC or CISC processors
- ☐ Enables DSP development in C

## Microcoded Functions

- ☐ Real & Complex FFT/IFFT
- ☐ FIR filters
- ☐ Adaptive filters
- ☐ 1<sup>st</sup>, 2<sup>nd</sup> & N<sup>th</sup> order IIR filters
- ☐ Real & Complex Matrix/Vector operations

## Applications

The FILU enables the efficient realization of very high performance DSP in a large variety of applications where a RISC or CISC is already present.

- ☐ Telecomms (Soft Modems/xDSL)
- ☐ Consumer (Speech, Audio)
- ☐ General purpose DSP

## Introduction

The FILU-200™ is a small 16-bit 200 MIPS DSP coprocessor core. It is a dual MAC architecture with dual adders and dual barrel shifters and is tailored to enable highest performance DSP on RISC/CISC processors. Applications include soft modems, speech & audio processing and a wide range of other DSP based products.

The FILU is capable of implementing various DSP functions which are pre-programmed and are accessed by a host processor (RISC/CISC) via a shared RAM. This RAM is viewed by the Host as a memory mapped peripheral. The Host has Master control of the RAM via control bits. All the DSP functions are fully parameterizable and configurable by the Host. A simple API is provided to allow the Host to access the FILU through simple C macro function calls.

The microcoded kernel includes FFT/IFFT, FIR and IIR filters, adaptive filters, correlation, Taylor series, real and complex matrix/vector operations. Extra DSP functions can be microcoded to suit particular applications.

The FILU-200™ is particularly well suited to fast complex number arithmetic. A Radix-4 butterfly can be implemented in 8 cycles yielding a fully complex 1024 point FFT in 128  $\mu$ s. Near floating point performance is achieved via a 20-bit internal data path and block-floating point arithmetic.

It is expected that the user will develop their application entirely in C using an API to invoke FILU functions. To aid in the development process C and Verilog models are provided to allow system simulation.




Figure 1 FILU-200™ block diagram and Host Interface.

## Benchmarks

The following benchmarks assume a 100 MHz clock.

| Function                  | Data Points | Num of Coeff | Num of Cycles             | Exec Time $\mu$ s |
|---------------------------|-------------|--------------|---------------------------|-------------------|
| Real FIR                  | $N = 100$   | $p = 20$     | $N(p/2+1)+p+18$           | 11 $\mu$ s        |
| Real FFT                  | $N = 1024$  | -            | $N(\log_2 N + 1) + 49$    | 62 $\mu$ s        |
| Complex FFT               | $N = 1024$  | -            | $2N(\log_2 N + 1/2) + 30$ | 103 $\mu$ s       |
| Complex Mult <sup>1</sup> | $N = 256$   | $N = 256$    | $3N + 9$                  | 8 $\mu$ s         |
| 2 <sup>nd</sup> Order IIR | $N = 256$   | $M = 8$      | $2N + 17$                 | 5 $\mu$ s         |

<sup>1</sup>Complex vector multiply of 256 complex data points.

## Technical Specification

- ☐ Fully synthesizable—library independent
- ☐ 20-bit internal data path, 44-bit accumulation
- ☐ 16/32-bit host interface
- ☐ 30000 gates
- ☐ 0.75 mm<sup>2</sup> in 0.25  $\mu$ m TLM

## Hardware & Software Interface

The FILU uses a very simple hardware and software interface. The FILU RAM is memory mapped into Host address space. An API allows the Host to use C function calls. These automatically generate the appropriate initialization vector for the RAM.

- ☐ Coefficients & data written as vectors in RAM, accessed with pointers
- ☐ A busy bit indicates start/end of processing
- ☐ Host has Master control of RAM via control/status bits in RAM

## For More Information

For more information contact

**USA** Massana Inc., 51 E. Campbell Ave,  
Campbell, CA 95008.  
Tel: (408) 871 1415  
Fax: (408) 871 2414

**Europe** Massana Ltd., 5 Westland Square,  
Dublin 2, Ireland.  
Tel: +353 1 602 3999  
Fax: +353 1 602 3977

**email** info@massana.com  
**web** www.massana.com