
TP 14.6: A 70Mb/s Variable-Rate DMT-Based Modem for VDSL


Daniel Veithen, Paul Spruyt, Thierry Pollet, Miguel Peeters, Stijn Braet, Olivier Van de Wiel, Hugo Van De Weghe


Alcatel Bell, Antwerp, Belgium



D. Veithen











A chip integrates digital signal processing required by a TDD-DMT VDSL system and transport convergence sublayer functions. The chip processes a 512-point real FFT/IFFT in <20 μs . A fully-programmable RS encoder/decoder and (de)interleaver provides error-correction. The 150mm² chip in 0.35 μm CMOS dissipates 2.7W at 3.3V.


See Digest page 248
















RFI cancellation

- ▼ Floating point
 - ▼ 13 bits mantissa, 4 bits exponent
- ▼ Ressource sharing between different steps
 - ▼ Floating point complex division
 - ▼ Floating point complex multiplication
- ▼ Performance
 - ▼ up to 2 RFI per DMT
 - ▼ 45 dB interference reduction





- ▼ RS encoder/decoder
 - ▼ Overhead programmable from 0 to 16
 - ▼ Data programmable from 2 to 255
 - ▼ RS Decoding in 1200 cycles
 - ▼ Maximum 70 Mb/s throughput
 - ▼ Dynamic parameter adaptation without loss of data



Continued on Page 451


Continued from page 217


ATM TC

- ▼ TC layer
 - ▼ Scrambling/descrambling
 - ▼ HEC generation, HEC check
 - ▼ Cell delineation
 - ▼ Idle cell generation, Idle cell removal
- ▼ Utopia Slave interface
 - ▼ Level 2, byte based
 - ▼ 19.44 MHz

Conclusions

- ▼ Flexible DMT TDD modem in 0.35 um technology
- ▼ New FFT architecture
- ▼ Digital RFI cancelling
- ▼ Maximum performance of 70 Mb/s





Chip Characteristics

▼ Technology :

0.35 µm 5-metal CMOS

▼ Gate :

680 k

▼ RAM:

900 kbit

▼ Frequency :

44.16 MHz

▼ Area :

150 mm²

- -

700 11111

▼ Package :

PQFP-208

▼ Transistors :

9.0 M

▼ Power dissipation :

2.7 W @ 3.3 V

