

Power, Area and Delay Performance Comparison of Multipliers for Embedded Systems

D. Kudithipudi, R. Kotha, E. John and Z. Pantic-Tanner

Department of Electrical Engineering

University of Texas at San Antonio

6900 N. Loop 1604 West

San Antonio, TX, USA-78249

Ph: (210)-458-4491

{dkudithi, ramakrik}@lonestar.utsa.edu; {ejohn, zptanner}@utsa.edu

Abstract:

Fast and low cost multiplier units are imperative in designing highly reliable and efficient embedded systems. Most options available for embedded systems provide a tradeoff between power and speed of multiplier circuits. In this study, we have analyzed the performance (power, delay and area) of 3 different multipliers suitable for embedded applications. Both array and tree multipliers with varying word lengths and with different full adder topologies were implemented using Magic 7.3, and simulated using IRSIM 9.5 and Orcad/PSpice 9.2.3. Behavioral synthesis of the multipliers was implemented using Verilog. Simulation results demonstrated that Wallace tree multiplier is efficient for use in high-speed embedded systems, whereas array multipliers are suitable for low-power and area-constrained embedded applications. Voltage scaling has reduced the power consumption by almost 4-fold, due to its quadratic effect.

1. Introduction

Power estimation, evaluation and optimization have become pivotal factors in embedded system design, especially in the rapidly growing market of mobile handheld computing, communication and Internet devices. Decreasing channel sizes in embedded systems can result in overheating of the integrated circuits and reduction in the operation time between recharging phases of mobile computing devices [1][2][3]. Consequently various embedded systems are now designed with low-power dissipation as a primary design constraint [4][5][6]. Multiplier is a fundamental arithmetic unit in these systems [7]. Although multipliers operate at slower speeds, they occupy relatively large portion of the chip area, and are power consuming[8][9].

Many researchers have been focusing on various techniques to develop low power multipliers operating at high speeds [8][10][11][12][13]. The main focus of this research is on implementing multipliers at transistor level and applying low-level power optimization techniques. We have also implemented the layouts of all the multipliers analyzed in this research using 0.13 μ m technology. The rest of the paper is organized as follows: Section 2 describes about the multipliers used for our analysis, Section 3 explains the various power reduction techniques implemented, Section 4 presents the experimental setup and simulation results, and Section 5 provides concluding remarks.

2. Multipliers

High-speed and low-power multiplier units are inevitable in embedded system applications, digital signal processors [14] and high-performance computer graphics processors. The fast multipliers used for our analysis are Braun's carry-save multiplier [15], Wallace tree multiplier [16] and Baugh-Wooley multiplier [17]. Braun's carry-save multiplier [15] is based on add and shift algorithm. In these multipliers, the number of partial products are shifted according to their orders and then added. In an $n \times m$ carry-save multiplier, there are $n(n-2)$ full adders, n half adders and n^2 AND gates. Baugh-Wooley Multiplier [17] performs 2's complement multiplication. This is developed to design regular multipliers for 2's complement multiplication and to maximize regularity of multiplication array. Partial products in the final stage are adjusted with negative signs. Wallace tree multipliers [16] are the best tree array multipliers. For faster multiplication, these are used, as all bit products are generated simultaneously. Partial sum adders can be

Full Adder Topology	Wallace Tree			Baugh Wooley			Braun's carry save		
	4 x4	8 x 8	16 x 16	4x4	8 x8	16 x16	4x4	8x8	16x16
10 Transistor	21600	94400	388600	21000	91600	120400	21600	62400	72000
14 Transistor	26400	104000	426000	24600	98700	140600	24800	68300	76000
16 Transistor	28800	128000	520600	33300	388600	523600	26400	201600	220800
28 Transistor	43200	194000	685200	43800	477800	597000	36000	284000	310500

Table1: Area measurement of multipliers with different adder topologies (in μm^2)

rearranged in a tree like fashion, reducing the critical path and the number of cells needed. In Wallace tree architectures, all bits of all the partial products in each column are added together by a set of counters in parallel without propagating any carries.

Each of the above multiplier is implemented with 4 different full adder [FA] topologies: 10 transistor FA [18], 14 transistor FA [19][20], 16 transistor FA [19] and 28 transistor FA [15]. The 10 transistor full adder is implemented using pass transistor logic. Transmission gates and pass transistors are used in 16 and 14 transistor full adders. 28-transistor full adder is regular CMOS full adder.

3. Reduction Techniques

In our analysis we have implemented low-level optimization techniques, such as transistor sizing, voltage scaling and signal gating on each of the multipliers and evaluated the effects on performance of the circuits. As well known, transistor-sizing [12][13] approach reduces dynamic power consumption and leakage power consumption. Using minimal size transistors for gates with maximum switching activity reduces the dynamic power. The approximate dynamic power dissipation of CMOS circuits [12][15][19] is given by

$$P \approx CV^2f, \quad (1)$$

where C is the capacitance, V is the supply voltage and f is the frequency at which it operates. Voltage reduction [5][12][15] is one of the well-known techniques implemented due to its quadratic effect. In low voltage devices the threshold voltage is also reduced, but not at the same rate as the operating voltage. Reducing the threshold voltage increases the sub threshold leakage current exponentially. Signal gating [12][21] is another well-known power reduction technique, where unwanted switching activities are masked. Using AND gate, tri-state buffer,

latch or transmission gate is the simplest way to mask the unwanted signals. The logic designer should consider the fact that the power consumption for this control circuitry should be less than the propagation of unwanted signals. We have implemented all the above techniques in our analysis and the results are discussed in the next section.

4. Experimental Setup

A. Simulators

For our simulations, we used: Magic 7.3 for layout, IRSIM 9.5 for circuit-level simulation and Pspice 9.3 for transistor level simulation. Verilog was used for behavioral modeling. The host machine for Magic was Red Hat Linux 9.0 and for Verilog and Orcad/PSpice it is Windows 2000 (on a Pentium-IV processor). All the simulations were single tasks with no other application running in the background. Each of the results is an average of 8 iterations of simulations. We have used both array and tree multipliers in our analysis. Braun's carry-save and Baugh Wooley are array multipliers, while Wallace tree is a tree multiplier.

B. Results

Estimates of the total area of the three multipliers are presented in Table1. Each multiplier is implemented with 4 different types of full adders with 10-transistor full adder being the smallest and 28-transistor adder being the largest. The area and power of the 10 transistor adder multipliers are relatively smaller compared to the other multipliers. All the area is measured in μm^2 . Array multipliers consumed lesser area than Wallace tree multiplier even with increasing number of bits and high-count transistor adders. This is due to the highly irregular structure of the Wallace tree multiplier. Signal gating is implemented on array multipliers as proposed in [21]. This algorithm implements partial gating of

the array multipliers. The area of array multipliers with signal gating is 1.24 times that of non-gated version. For Wallace tree multiplier, the area is 1.24 times that of non-gated version. Hence area optimization is of prime concern when using gating technique.

Power consumed by all the multipliers is plotted in Fig 1. CMOS implementations of these circuits were done using 0.13μ technology. The power consumed by the array multiplier is less than the power consumed by the Wallace tree multiplier. This is due to the increased area of the Wallace tree multiplier. There have been propositions made to overcome this problem by using rectangular tree structures [16]. For 2.5v the power consumed is 30% less than that consumed for 5v.




Fig1: Power consumption of 4x4 multipliers with different full-adders and varying voltage

Hence voltage reduction technique is very important method to reduce power dissipation. The graph also shows that having more number of transistors does not mean more power in all the cases. The power consumed by 16-transistor adder circuit is more than 28 transistor adder circuit due to the transmission gates used in 16-transistor adder circuit. Fig 2 shows the power consumption of 8x8 and 16x16 multipliers with 10 and 16 transistor full adders. There is no significant difference in the power for 8x8 multipliers. For 16x16 multipliers, using Braun's multipliers is optimal with 10-transistor topology. The difference between power consumption (for 16x16 multipliers) with 10 transistor and 16 transistor topology adders is negligible in Wallace, whereas it's too high in

Braun multiplier. Fig 3 shows the graph with varying threshold voltages and the operating voltage fixed at 5V; there is a significant decrease in power for 10 and 28 transistor full adders. Decreasing threshold voltage has increased the power dissipation significantly. Hence there should be a balanced variation between threshold voltage and operating voltage.




Fig 2: Power consumption of 8x8 and 16x16 multipliers

Effects due to varying threshold voltage are very structure dependent. Applying transistor sizing to the multiplier circuits has resulted in an interesting observation. Using equal length N and P transistors has more power consumption as compared to using N and P transistors with 1:3 ratio. Critical paths in each multiplier are identified using [13] and the sizing is applied to transistors in that path. There is a one-fold decrease in the power consumption of the multipliers using sizing.

Delay is the most significant factor in the design of any high-speed embedded processors. Table 2 presents the critical path delay of 4x4 multipliers. Wallace tree multiplier is the fastest of all the three multipliers. For a 16 transistor full adder the delay is higher than the 28-transistor adder. The delay of 10 transistor and 14 transistor adder topologies for Wallace tree is same. Wallace tree multiplier with 10-transistor topology seems to be a good choice for high-speed embedded systems. When signal gating [21] was applied, the delay of the multipliers is increased by a factor of 0.13 % for Wallace tree, 0.17% for Braun's carry-save and 0.194% for Baugh wooley multiplier.




Fig 3: Power consumption of Multipliers with varying threshold voltage

4x4 multiplier	Wallace Tree	Baugh Wooley	Braun-Carry save
10 Transistor	4.118 ns	6.742 ns	6.092 ns
14 Transistor	4.118 ns	6.322 ns	6.175 ns
16 Transistor	6.092 ns	6.207 ns	6.246 ns
28 Transistor	4.183 ns	6.109 ns	6.207 ns

Table. 2. Critical Path Delay of 4x4 multipliers

5. Conclusions

In this paper we have studied and analyzed power dissipation, delay and area of 3 different multipliers with 3 different word sizes. Each multiplier was implemented using 4 different types of full adders. The study shows that tree multipliers are the fastest multipliers for high-speed embedded systems. Area consumed by Wallace tree multipliers is 18 % more than that of Braun multiplier for 16-bit multiplier implementations. There is a significant change in the power dissipation for higher bit multipliers

compared to smaller multipliers. The power consumed by 16-bit multiplier with 16-transistor adder topology is approximately same for both Wallace and Braun multipliers. For low-power embedded systems it is suggestible to use Braun's multiplier compared to tree multipliers. However using power reduction techniques resulted in 30% savings in these multiplier units. Wallace tree multiplier (10-transistor full adder) with transistor sizing and voltage reduction techniques would be the most efficient one to use for embedded systems.

References

- [1] A.G Wassal, M.A. Hassan, M.I. Elmasry; "Low-power design of finite field multipliers for wireless applications". *Proceedings of the 8th Great Lakes Symposium on VLSI*, Feb 1998, pp: 19-25
- [2] Y. Cao, H. Yasuura; "Reducing dynamic power and leakage power for embedded systems"; *ASIC/SOC Conference, 2002. 15th Annual IEEE International*, 25-28 Sept. 2002, pp: 291 – 295
- [3] L. Yan, L. Jiong, N.K.Jha; "Combined dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems"; *Computer Aided Design, 2003. ICCAD-2003. International Conference on*, 9-13 Nov. 2003, pp: 30 - 37
- [4] M.Pedram; "Power optimization and management in embedded systems"; *Design Automation Conference, 2001. Proceedings of the ASP-DAC 2001. Asia and South Pacific*, 30 Jan.-2 Feb. 2001, pp: 239 - 244
- [5] A. Wolfe, "A case study in low-power system-level design ", *Proceedings in VLSI in Computers and Processors*, October 1995, pp: 332-338
- [6] W.Athas; "Low-power VLSI techniques for applications in embedded computing, Low-Power Design", 1999. *Proceedings. IEEE Alessandro Volta Memorial Workshop on*, 4-5 March 1999, pp: 14 - 22
- [7] I.S. Abu-Khater, A. Bellaouar, M.I. Elmasry; "Circuit techniques for CMOS low-

power high-performance multipliers”; *Solid State Circuits, IEEE Journal of, Volume: 31, Issue: 10, Oct. 1996*, pp: 1535 – 1546

[8] E. de. Angel and E.E. Swartzlander, Jr, “Low Power Parallel Multipliers” in *VLSI Signal Processing, IX*, pp. 199-208, Oct. 1996

[9] T. K. Callaway and E.E. Swartzlander. Jr., “Power Delay Characteristics of CMOS Multipliers”, in *Proc. 13th Int. Symp. Computer Arithmetic*, pp. 26-32, 1997

[10] A. Shama, E. Maaz, M.A.Bayoumi;”A fast and low power multiplier architecture”, *IEEE 39th Midwest symposium on Circuits and Systems*, August 1996, Vol 1, pp: 18-21.

[11] A.P.Chandrakasan and B. W. Broderson, “Minimizing Power Consumption in Digital CMOS Circuits”, *Proceedings of the IEEE*, vol.83, no.4, pp. 498 – 523, April, 1995.

[12] G. K. Yeap, “*Practical Low Power Digital VLSI Design*”, Kluwer Academic Publishers, 1998

[13]S. H. Lee; K. H. Kim; Y. K. Lee; S. B. Park; “A new approach to optimal transistor sizing in CMOS digital designs Circuits and Systems”, *1991. Conference Proceedings, China, 1991 International Conference on*, 16-17 June 1991, pp: 415 - 418 vol.1

[14] C. Nagendra, R. M. Owens and M. J. Irwin, “Design tradeoffs in high-speed multipliers and FIR filters”, *Proc. of VLSI Design*, Jan. 1996

[15] N.Weste and K. Eshraghian, “*Principles of CMO SVLSI Design, A System Perspective.*” Reading, MA: Addison-Wesley, 1993

[16] M.J.Liao, C.F. Su, C.Y. Chang, A.C.H. Wu; “A carry-select-adder optimization technique for high-performance Booth-encoded Wallace-tree multipliers”; *Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium on*, Volume: 1, 26-29 May 2002, pp:I-81 - I-84 vol.1

[17] D A.Pucknell, “*VLSI Fundamentals of Digital Logic Design with Circuit Application*”, Prentice Hall, New York, 1990

[18] L Junming; S Yan; L Zhenghui; W Ling;A novel 10-transistor low-power high-speed full adder cell, *Solid-State and Integrated-Circuit Technology, 2001. Proceedings. 6th International Conference on*, Volume: 2, 22-25 Oct. 2001, Pages: 1155 - 1158 vol.2

[19] A.M.Shams, T.K Darwish, M.A Bayoumi; “Performance analysis of low-power 1-bit CMOS full adder cells”, *Very Large Scale Integration (VLSI) Systems, IEEE Transactions on*, Volume: 10, Issue: 1, Feb. 2002, pp: 20 - 29

[20] R. Shalem, E. John, L.K. John; “A novel low power energy recovery full adder cell”; *VLSI, 1999. Proceedings. Ninth Great Lakes Symposium on*, 4-6 March 1999, pp: 380 – 383

[21] J. Choi; J. Jeon; K. Choi; “Power minimization of functional units by partially guarded computation”; *Low Power Electronics and Design, 2000. ISLPED '00. Proceedings of the 2000 International Symposium on*, 26-27 July 2000, pp: 131 - 136

[22] J.M. Wang, S.C. Fang, and W.S. Feng, “New efficient designs for XOR and XNOR functions on the transistor level”, *IEEE J. Solid-State Circuits*, vol. 29, pp. 780–786, July 1994.

[23] R. Zimmermann and W. Fichtner, “Low-power logic styles: CMOS versus pass-transistor logic”, *IEEE J. Solid-State Circuits*, vol. 32, pp. 1079–90, July 1997.

This research was supported in part by the National Science Foundation under Grant Number ECS-0219338 and by AFOSR under Grant Number FA9550-04-1-0254