

48 Sinus Cardinalis (SINC) Filter

The sinus cardinalis (SINC) filter module processes four independent sigma-delta bit streams by applying a pair of SINC filters to each stream. A SINC filter converts the bit stream from a sigma-delta front-end modulator into a digital word representing the signal level presented to the modulator.

The filter consists of a set of integration and decimation stages implemented directly in logic for efficient execution. The SINC filter supports capture of current or voltage feedback signals from an isolating analog-to-digital converter (ADC). Each modulator bit stream connects to two SINC filters: a primary filter for controlling feedback; a secondary filter for overcurrent detection. The SINC module includes four filter channels and two modulator clock generators.

SINC Filter Features

The SINC features include:

- Four-bit stream filter channels for current or voltage feedback signal processing
- Each channel includes two SINC filter pairs:
 - A primary filter for feedback signal processing
 - A secondary filter for overload detection
- Two modulator clock sources with phase control options
- Configuration of SINC filter channels according to a modulator clock selection
- Programmable order and decimation rates
- Primary filters:
 - Programmable bias and gain with output saturation
 - Dedicated direct memory access (DMA) channels with data interleaving and programmable data ready output triggers
- Secondary filters:
 - Detecting a fault when signals exceed amplitude and duration values
 - Registers preserving the eight most recent samples before a fault event
- Multiple interrupt trigger sources for overload fault and data overflow events

SINC Functional Description

The SINC filter has the functionality described as follows.

Digital filter

The filter removes the modulator sample clock and recovers a digital value of the sampled signal.

DC gain and data resolution

The DC gain of the digital filter is a function of the order and decimation rate.

Frequency response

The frequency response of the filter depends on the order, decimation rate, and modulator clock frequency.

Output scaling

The output scaling and postprocessing functions embedded in the SINC filter blocks differ, depending on the function.

ADSP-SC58x SINC Register List

The SINC filter module processes four independent sigma-delta bit streams by applying a pair of SINC filters to each stream. A SINC filter converts the bit stream from a sigma-delta front-end modulator into a digital word representing the signal level presented to the modulator. Each modulator bit stream connects to two SINC filters: a primary filter for controlling feedback, and a secondary filter for overcurrent detection. A set of registers governs SINC operations. For more information on SINC functionality, see the SINC register descriptions.

Table 1: ADSP-SC58x SINC Register List

Name	Description
SINC_BIAS0	Bias for Group 0 Register
SINC_BIAS1	Bias for Group 1 Register
SINC_CLK	Clock Control Register
SINC_CTL	Control Register
SINC_HIS_STAT	History Status Register
SINC_LEVEL0	Level Control for Group 0 Register
SINC_LEVEL1	Level Control for Group 1 Register
SINC_LIMIT0	(Amplitude) Limits for Secondary Filter 0 Register

Table 1: ADSP-SC58x SINC Register List (Continued)

Name	Description
SINC_LIMIT1	(Amplitude) Limits for Secondary Filter 1 Register
SINC_LIMIT2	(Amplitude) Limits for Secondary Filter 2 Register
SINC_LIMIT3	(Amplitude) Limits for Secondary Filter 3 Register
SINC_POSEC_HIST[n]	Pair 0 Secondary (Filter) History n Register
SINC_P1SEC_HIST[n]	Pair 1 Secondary (Filter) History n Register
SINC_P2SEC_HIST[n]	Pair 2 Secondary (Filter) History n Register
SINC_P3SEC_HIST[n]	Pair 3 Secondary (Filter) History n Register
SINC_PHEAD0	Primary (Filters) Head for Group 0 Register
SINC_PHEAD1	Primary (Filters) Head for Group 1 Register
SINC_PPTR0	Primary (Filters) Pointer for Group 0 Register
SINC_PPTR1	Primary (Filters) Pointer for Group 1 Register
SINC_PTAIL0	Primary (Filters) Tail for Group 0 Register
SINC_PTAIL1	Primary (Filters) Tail for Group 1 Register
SINC_RATE0	Rate Control for Group 0 Register
SINC_RATE1	Rate Control for Group 1 Register
SINC_STAT	Status Register

ADSP-SC58x SINC Interrupt List

Table 2: ADSP-SC58x SINC Interrupt List

Interrupt ID	Name	Description	Sensitivity	DMA Channel
144	SINC0_STAT	SINC0Status		

ADSP-SC58x SINC Trigger List

Table 3: ADSP-SC58x SINC Trigger List Masters

Trigger ID	Name	Description	Sensitivity
49	SINC0_P0_OVLD	SINC0Pair 0 Overload Indicator	
50	SINC0_P1_OVLD	SINC0Pair 1 Overload Indicator	
51	SINC0_P2_OVLD	SINC0Pair 2 Overload Indicator	
52	SINC0_P3_OVLD	SINC0Pair 3 Overload Indicator	
53	SINC0_DATA0	SINC0Data Move 0	
54	SINC0_DATA1	SINC0Data Move 1	

Table 4: ADSP-SC58x SINC Trigger List Slaves

Trigger ID	Name	Description	Sensitivity
42	SINC0_SYNC0	SINC0Synchronization Input 0	
43	SINC0_SYNC1	SINC0Synchronization Input 1	

SINC Definitions

To make the best use of the SINC, it is useful to understand the following terms.

Decimation

Decimation is the process of discarding samples from a data stream.

Decimation Rate

The decimation rate is the ratio of the filter input data rate to the filter output data rate.

Filter Order

The SINC filter order is the number of integration and decimation stages in the filter.

Modulator Order

The modulator order is the number of comparator and integrator stages in a sigma-delta modulator.

Sigma-Delta Modulator

The sigma-delta modulator is an oversampling analog to digital conversion circuit that generates a digital bit stream whose pulse density is proportional to the analog voltage presented to the input.

SINC Block Diagram

The **SINC Block Diagram** figure shows the functional blocks within the SINC.




Figure 1: SINC Block Diagram

The block diagram shows four SINC filter pairs (SINC0-3), two modulator clock sources, and two banks of control registers (units). The module accepts four sigma-delta bit streams from the GPIO input pins and

directs the modulator clock source of GROUP 0 to the GPIO output pin. A pulse-width modulation (PWM) signal synchronizes the modulator clocks to optimize system performance. Each SINC filter pair includes the primary filter, secondary filter, DMA interface, and overload limit detection functions.

The primary SINC filter transmits its data to memory using DMA. The secondary SINC filter generates overload signals, which can be routed through the trigger routing unit (TRU) to trip a PWM modulator and generate an interrupt.

The SINC filter pairs can be assigned to either set of control units, where multiple channels of current or voltage-feedback share common filter parameters. The primary filters generate high-resolution signals for closing the feedback control loop. The secondary filters are for rapid-overload fault detection, require lower resolution, but a faster response. The primary and secondary filters have programmable order and decimation rates. The primary filters also have the programmable output gain stage, while the secondary filters have the programmable overload limit thresholds.

To use the primary and secondary filters, set up the filter parameters once, prior to using the filters. The feedback control algorithm reads the data from the primary filter directly from memory. A PWM interrupt signal can generate the algorithm timing signal, or the SINC module generates a data trigger. The data history of the secondary filter is saved in buffer registers once an overload fault signal is detected. The data history supports fault diagnostics.

SINC Architectural Concepts

The architecture of the SINC includes the following:

- [Digital Filter](#)
- [DC Gain and Data Resolution](#)
- [Frequency Response](#)
- [Output Scaling](#)

Digital Filter

The SINC filter has a transfer function that lends itself to an implementation in digital logic, using a series of summation and decimation functions. The filter removes the modulator sample clock and recovers a digital value of the sampled signal. The filter design matches a bipolar SD modulator. The design produces a 50% pulse density for a 0V input, over 50% for positive inputs and less than 50% for negative inputs.




Figure 2: SINC Digital Filter

The digital filter is a set of accumulators driven by the modulator clock (M_CLK), followed by a set of differentiators driven by the decimation clock (D_CLK). The input accumulators convert the input bit stream into a multibyte word, while the output differentiators derive the average 1's density of the bit stream. The number of accumulator and differentiator stages can be three or four, depending on the order of the filter. The DC gain and bandwidth of the filter are functions of the filter order (O) and the decimation rate (D), which is the ratio of the modulator to the decimation clock.

The calculation of the transfer function of the SINC filter includes the product of the transfer functions for the accumulators and differentiators, and in the z domain. The following equation gives the calculation:

$$H(z) = \left[\frac{1}{D} \times \frac{1 - z^{-D}}{1 - z^{-1}} \right]^O$$

DC Gain and Data Resolution

The DC gain of the digital filter is a function of the order and decimation rate. At 100% ones density input, each accumulator stage counts D pulses, and the gain of the filter is given as follows:

$$G_{dc} = D^O$$

The higher the decimation rate, the higher the resolution of the output data. The number of usable data bits is a function of the SNR; the **Filter Order versus Decimation** table shows ENOB versus the decimation rate.

Table 5: ENOB versus Decimation

Decimation		4	5	6	7	8	16	32	64	128	256
O = 3	SNR (dB)	6.42	11.47	16.41	20.57	23.55	35.02	48.59	62.26	76.46	89.59
	ENOB	0.8	1.6	2.4	3.1	3.6	5.5	7.8	10.0	12.4	14.6
O = 4	SNR (dB)	9.08	14.77	19.78	23.41	25.9	38.05	51.29	64.67	79.15	
	ENOB	1.2	2.1	3.1	3.6	4.0	6.0	8.2	10.4	12.8	

Notes: ENOB versus order and decimation rate.

Test conditions are for a 1.22 kHz tone and a 10 MHz modulator.

Frequency Response

The frequency response of the filter depends on the order, decimation rate, and modulator clock frequency, f_M . The equation is obtained by substituting $e^{j\omega T_s}$ for z in the transfer function, where T_s is the period of the modulator clock:

$$H\left(e^{j\frac{\omega}{f_M}}\right) = \left[\frac{1}{D} \times \frac{\sin\left(D\frac{\omega}{2f_M}\right)}{\sin\left(\frac{\omega}{2f_M}\right)} \times e^{-j(D-1)\frac{\omega}{2f_M}} \right]^O$$

The filter has a linear phase response with a constant group delay given by:

$$\tau_d = \left(\frac{D-1}{2}\right) \frac{O}{f_M}$$

The **Frequency Response** plots show zeros at multiples the decimation frequency, where the \sin term in the numerator goes to zero. This response makes it possible to remove some PWM ripple components from the motor current waveform by matching the decimation frequency to the PWM switching frequency. There are some limitations at lower PWM frequencies based on available decimation rates. High decimation rates limit the bandwidth of the control loop because of the phase delay, which is 3π radians at the decimation frequency.




Figure 3: Frequency Response

Output Scaling

The output scaling and postprocessing functions embedded in the SINC filter blocks differ, depending on the function. The primary filter used for feedback signal processing includes the output bias and scaling blocks to present a 16-bit signed integer to the control code. The scaling is required at decimation rates higher than 32 to keep the lower 16 bits of the output word.

The secondary filter supports overload detection functions. The secondary filter can detect signals crossing maximum and minimum thresholds. It has a glitch filter that only accepts faults with a minimum number of counts (c) within a certain count window (w). The secondary filter has no output scaling, so the minimum and maximum values in the overload registers must be calculated from the DC gain of the secondary filter. The response time to a step input is approximately 2×0 decimation clock cycles.




Figure 4: Output Scaling

SINC Operating Modes

The SINC filter module has only one operating mode. The module generates the clock source for a sigma-delta modulator analog front end and filters the output data stream for the modulator. The primary SINC filter transfers its data to memory through DMA. The secondary SINC filter output generates an overload trigger signal that the SINC filter module can use as a PWM trip signal. The SINC control registers enable the module and set up the modulator clock sources, filter parameters, DMA transfers, and interrupts masks, as described in [SINC Programming Model](#).

SINC Data Transfer Modes

The only mode of data transfer between the primary SINC filter and memory is through DMA (see [Primary DMA Configuration and Data Interrupts](#)). Reading the history registers for the secondary filter is the only way to transfer data between the secondary SINC filter and memory. (see [Overload Detection](#)).

SINC Signal Modes

The SINC filter has an interrupt signal and a number of triggers and status signals to indicate system events and errors.

- Primary data transfer trigger:

The SINC filter can generate a trigger after a user-specified number of primary output sets are transferred to memory. There is one trigger source for each filter group. See [Primary DMA Configuration and Data Interrupts](#) for more information.

- Secondary data overload trigger

The SINC filter can generate a trigger when one of the secondary filters detects an overload condition. There is one trigger source for each secondary filter. See [Overload Detection](#) for more information.

- SINC status bits:

The SINC status bits indicate secondary filter overload errors, primary filter saturation errors, primary filter transfer count exceeded, and primary filter data buffer errors.

- Secondary filter overload errors:

A number of status bits indicate the type of error and the filter channel when a secondary filter detects an overload condition. The status bits `SINC_STAT.GLIM0` and `SINC_STAT.GLIM1` indicate the control group of the secondary filter that detected the overload. The status bits `SINC_STAT.MAX0` through `SINC_STAT.MAX3` indicate when the error a maximum limit on one of the secondary filter channels is passed, causing the error. The status bits `SINC_STAT.MIN0` through `SINC_STAT.MIN3` indicate when a minimum limit on one of the secondary filter channels is passed, causing the error.

- Primary filter data saturation errors:

A number of status bits indicate the group and filter channel when the SINC filter detects data saturation. The status bits `SINC_STAT.GSAT0` and `SINC_STAT.GSAT1` indicate the filter control group when the SINC filter detects data saturation. The status bits `SINC_STAT.PSAT0` through `SINC_STAT.PSAT3` indicate a primary filter channel that detects data saturation.

- Primary filter transfer count exceeded:

The status bits `SINC_STAT.PCNT0` and `SINC_STAT.PCNT1` are set every time a specified number of primary filter data sets for that filter group are transferred to memory. The primary filter data set for a group is the data for all the channels in the group. The specified number of data sets is the value in the `SINC_LEVEL0.PCNT-SINC_LEVEL1.PCNT` bits. Write 1 to clear the bits before the next data transfer to generate a trigger.

- Primary filter data buffer errors:

A number of status bits indicate data buffer errors. The status bits `SINC_STAT.FOVF0` and `SINC_STAT.FOVF1` indicate the filter control group when there is a SINC data buffer overflow. This error occurs when a third sample is presented to the buffer before the first sample transfers to memory. The status bits `SINC_STAT.PFAB0` and `SINC_STAT.PFAB1` indicate the filter group when an error occurs while writing the data to memory.

- SINC status interrupt:

There is a single SINC filter interrupt that can indicate secondary filter overload errors, primary filter data saturation, or primary filter data buffer overrun. There is one interrupt mask bit for each of these conditions per filter group. See [Interrupt Masking](#) for more information.

SINC Event Control

The SINC provides status and error bits through different registers to signal the core about its state and various error conditions that occur during its operation. These conditions include:

- Interrupt status related to data overload, data saturation, data FIFO fault conditions
- Error status related to SINC operations
- History status (which do not generate interrupts) related to data FIFO operations

SINC Interrupt Signals

The interrupt and trigger signals to the SINC filter module include:

- One interrupt signal, `SINC_STAT`, triggered by fault events, such as detected overload limits and data transfer errors. Manage interrupt generation with the masking bits in the `SINC_CTL` register:
 - Bits `SINC_CTL.ELIM0-SINC_CTL.ELIM1` can enable (unmask) interrupt generation on overload faults when the `SINC_STAT.GLIM0-SINC_STAT.GLIM1` bit is set, respectively.
 - Bits `SINC_CTL.ESAT0-SINC_CTL.ESAT1` can mask interrupt generation on data saturation faults when the `SINC_STAT.GSAT0-SINC_STAT.GSAT1` bit is set, respectively.
 - Bits `SINC_CTL.EFOVF0-SINC_CTL.EFOVF1` can mask interrupt generation on data buffer overruns when the `SINC_STAT.FOVF0-SINC_STAT.FOVF1` bit is set, respectively.

The fault bits in the `SINC_STAT` register must be cleared to clear the interrupt.

- Two data count triggers, one trigger per each control group. The SINC filter module regularly uses the data count triggers to generate a software interrupt or trigger an event. First, set the `SINC_CTL.EPCNT0` or `SINC_CTL.EPCNT1` masking bit to enable the data count trigger. Then, the TRU must assign the data count master (`SINCO_DATA0-1`) to an interrupt input.
- Four overload triggers, one trigger per each channel. The SINC filter module can use overload triggers to trip the appropriate PWM block in the case of a fault. The overload trigger is always enabled, and the TRU must assign the masters (`SINCO_PO_OVLD` through `SINCO_P4_OVLD`) to the appropriate PWM trip input slave (`PWMn_TRIP_TRIGn`).

SINC Status and Error Signals

The status and error signals related to SINC operations are as follows.

- `SINC_STAT` signals:

- The amplitude and duration limit error signals for secondary SINC filters: `SINC_STAT.MAX0` through `SINC_STAT.MAX3`, `SINC_STAT.MIN0` through `SINC_STAT.MIN3`, and `SINC_STAT.GLIM0-SINC_STAT.GLIM1`.
- The output saturation error signals for primary SINC filters: `SINC_STAT.MAX0` through `SINC_STAT.MAX3`, `SINC_STAT.MIN0` through `SINC_STAT.MIN3`, and `SINC_STAT.GLIM0-SINC_STAT.GLIM1`.
- The output FIFO overflow error signals for primary SINC filters: `SINC_STAT.FOVFO` and `SINC_STAT.FOVF1`.
- The output count error signals for primary SINC filters: `SINC_STAT.PCNT0` and `SINC_STAT.PCNT1`.
- The SCB fabric-related error signals for primary SINC filters: `SINC_STAT.PFAB0-SINC_STAT.PFAB1`.
- `SINC_CLK` signals:
 - The phase shift signals for SINC modulator clocks: `SINC_CLK.MREQ0-SINC_CLK.MREQ1`.
- `SINC_HIS_STAT` signals:
 - The history saved signals for secondary SINC filters: `SINC_HIS_STAT.POHISPTR` through `SINC_HIS_STAT.P3HISPTR`, which indicate that the data history of the filter is saved in buffer registers due to a detected overload error signal.

SINC Programming Model

The pin multiplexer enables the device input and output pins and connects the signals to the SINC module. Decide the filter grouping in advance. The filter parameters are defined according to the control register group.

Follow these steps to configure the filters:

1. Define the primary and secondary filter parameters by setting the appropriate bits in the control register for each filter channel group.
2. Set the upper and lower overload limits to maximum for each channel to avoid overload trips due to the filter startup transient.
3. Define the modulator clock frequency and startup mode.
4. Enable the SINC channels and assign them to the selected group of control registers.

Set the running overload limits after the filter settles, which is (order * decimation) modulator clock cycles after startup. When the filters are running, the module transfers its data to data RAM on the dedicated DMA channels. Once configured, the control registers do not need accessing, but the status and some data buffer registers typically are read after fault events. In general, adjusting filter parameters during operation

leads to unpredictable results. However, you can write to the trigger and interrupt masks, as well as to the secondary threshold levels, during operation.

The DC gain of the converter subsystem depends on the gain of the input modulator (G_M), filter order (O), and decimation rate (D). The primary filter has an output binary scalar (s) to fit data into a 16-bit range:

$$G_M = 0.625 \times \frac{D^O}{2^s}$$

SINC Programming Concepts

Using the features and event control for the SINC to their greatest potential requires an understanding of some SINC-related concepts:

[Channel Configuration](#)

[Trigger Masking](#)

[Interrupt Masking](#)

[Modulator Clock](#)

[Filter Configuration](#)

[Primary Filter Parameters](#)

[Primary DMA Configuration and Data Interrupts](#)

[Secondary Filter Parameters](#)

[Overload Detection](#)

Channel Configuration

The control bits, `SINC_CTL.EN0` through `SINC_CTL.EN3`, configure SINC module channels. These control bits enable or disable the selected SINC filter channel and assign the channel to one of the two control register groups. The selected control register group also determines the filter clock source.

Trigger Masking

The SINC module has two data count triggers, one trigger per each group. The module can use the data count triggers to generate a software interrupt regularly or trigger an event. First, set `SINC_CTL.EPCNT0` and `SINC_CTL.EPCNT1` masking bit to enable the data count trigger. Then, the TRU must assign the data count master (`SINC_DATn`) to an interrupt input.

There are also four overload triggers, one trigger per each channel. The SINC module can use overload triggers to trip the appropriate PWM block when there is a fault. The overload trigger is always enabled,

and the TRU must assign the masters (SINCO_Pn_OVLD) to the appropriate PWM trip input slave (PWMn_TRIP_TRIGn).

Interrupt Masking

The SINC filter can generate a SINC_STAT interrupt signal when triggered by fault events, such as detected overload limits or data transfer errors.

Enable (unmask) interrupt generation with the SINC_CTL register bits:

- Bits SINC_CTL.ELIMO-SINC_CTL.ELIM1 can enable interrupt generation on overload faults when the SINC_STAT.GLIMO-SINC_STAT.GLIM1 bit is set, respectively.
- Bits SINC_CTL.ESATO-SINC_CTL.ESAT1 can enable interrupt generation on data saturation faults when the SINC_STAT.GSATO-SINC_STAT.GSAT1 bit is set, respectively.
- Bits SINC_CTL.EFOVFO-SINC_CTL.EFOVF1 can enable interrupt generation on data buffer overruns when the SINC_STAT.FOVFO-SINC_STAT.FOVF1 bit is set, respectively.

The fault bits in the SINC_STAT register must be cleared to clear the interrupt.

Modulator Clock

The SINC filter has two modulator clock sources. Out of the two modulator clock sources, only the modulator clock for GROUP 0 is available on the GPIO port. Each clock source can be set with an output frequency in the range of 1-20 MHz. The SINC module uses bits in the SINC_CLK register to control the modulator clock output, frequency, and phase. Assign the modulator clocks to the SINC filter channels according to their control group assignments. The SINC module uses the SINC_CLK.MCENO-SINC_CLK.MCEN1 bit fields to enable the modulator clocks and control the startup behavior of the clock. Start the clock immediately or enable the clock on the first rising edge of an external trigger connected to the SINCO_SYNCn input of the module. This action synchronizes the modulator clock with a PWM waveform source by routing a PWMn_SYNC master to a SINCO_SYNC0 or SINCO_SYNC1 slave using the TRU.

The target frequency is in the range and derived from SYSCLK using an integer divisor in the SINC_CLK.MDIV0 or SINC_CLK.MDIV1 bits. Write to the SINC_CLK.MREQ0 or SINC_CLK.MREQ1 bit to adjust the phase of the clock. This adjustment lengthens the next clock period by the number of SCLK periods stored in the respective SINC_CLK.MADJ0 or SINC_CLK.MADJ1 bit field. The SINC_CLK.MREQ0 or SINC_CLK.MREQ1 bit is cleared automatically once the adjustment is complete.

Filter Configuration

Configure the primary and secondary filter parameters, according to the group number, by setting the appropriate bits in the SINC_RATE0-SINC_RATE1, SINC_LEVEL0-SINC_LEVEL1, and SINC_BIAS0-SINC_BIAS1 control registers. Configure the DMA transfers by setting the appropriate bits in the SINC_PHEAD0-SINC_PHEAD1 and SINC_PTAIL0-SINC_PTAIL1 registers. Set the maximum and minimum levels for overload detection in the four limit registers, SINC_LIMIT0-SINC_LIMIT3. Set the overload filtering parameters in the SINC_LEVEL0-SINC_LEVEL1 registers.

Primary Filter Parameters

Set the primary filter to the 3rd or 4th order by the `SINC_LEVEL0.PORD` or `SINC_LEVEL1.PORD` bit assigned to the channel. Set the decimation rate for the primary filter using the `SINC_RATE0.PDEC` or `SINC_RATE1.PDEC` bits assigned to the channel. Valid decimation rates are in the range 4–256. Set the phase of the primary filter output relative to the number of modulator clocks after enabling the filter using the `SINC_RATE0.PADJ` or `SINC_RATE1.PADJ` bits assigned to the channel. Valid `PADJ` values are in the range 0 to `PDEC - 1`.

The raw filter output is a 32-bit wide integer, has an offset added, and is scaled to a 16-bit number before transfer to memory. Store the 32-bit two's complement offset value in the `SINC_BIAS0` or `SINC_BIAS1` register of the channel. Set the binary scale factor by a mantissa in the range 4–32 stored in the `SINC_LEVEL0.PSCALE` or `SINC_LEVEL1.PSCALE` bits. The output is a valid 16-bit signed number. If the number is outside of the valid range, the output is saturated to 0x8000 or 0x7FFF, while the `SINC_STAT.PSAT0` or `SINC_STAT.GSAT1` fault bit (according to the channel group) is set.

Primary DMA Configuration and Data Interrupts

Transfer the primary SINC filter outputs to a circular buffer in data memory using DMA. There are separate DMA streams for each filter channel group. The output from the primary filter is interleaved with outputs from other primary filters in the same group. The interleaving order is from the lowest to the highest numbered filter.

The SINC module stores the circular buffer head address in the `SINC_PHEAD0` or `SINC_PHEAD1` register of the channel. It stores the tail address in the `SINC_PTAIL0` or `SINC_PTAIL1` register of the channel. The data address wraps around to the head address after the tail address is reached. The head and tail addresses must be 16-bit aligned and can be set to the same address. The `SINC_PPTR0` or `SINC_PPTR1` register of the channel is a read-only register that contains the address of the most recent primary SINC filter data. If there is an overflow condition in the SINC filter output data FIFO, due to a delay DMA transfer, the `SINC_STAT.FOVF0`, or `SINC_STAT.FOVF1` fault bit (according to the channel group) is set.

A SINC data trigger can be generated after a user-specified number of primary filter outputs (data transfers) completes. Specify the data count value by the `SINC_LEVEL0.PCNT` or `SINC_LEVEL1.PCNT` bits assigned to the channel, and the trigger is generated every `PCNT + 1` data transfers.

The **SINC Data Buffer Organization** figure shows the SINC data buffer organization. In the figure, `SINC_OUT_X_M[n]` is the data for the n^{th} most recent sample in the M^{th} channel in the filter group X , and $n = 0$ is the most recent data.




Figure 5: SINC Data Buffer Organization

Secondary Filter Parameters

Set the secondary filter to the 3rd or 4th order by the `SINC_LEVEL0.SORD` or `SINC_LEVEL1.SORD` bit assigned to the channel. Set the decimation rate for the secondary filter using the `SINC_RATE0.SDEC` or `SINC_RATE1.SDEC` bits assigned to the channel. The secondary filter outputs are limited to 16-bit values. Limit the decimation rate according to the filter order:

- Valid decimation rates are in the range 4–40 for the 3rd order filters
- Valid decimation rates are in the range of 4–16 for the 4th order filters

Set the phase of the primary filter output relative to the number of modulator clocks after using the `SINC_RATE0.PADJ` or `SINC_RATE1.SADJ` bits to enable the filter. Valid `PADJ` values are in the range 0 to `SDEC - 1`.

Overload Detection

The function of the secondary SINC filter is to detect AC current overload conditions and set up the upper and lower limit detection thresholds. There are event count filters on the overload detector outputs to reject short-term transients, if desired. Define the overload thresholds in four 32-bit registers `SINC_LIMIT0-SINC_LIMIT3`, according to the channel number. Each register contains the 16-bit `LMAX` and `LMIN` overload threshold values. The SINC filter module detects an overload condition when the secondary filter output exceeds the threshold for a minimum number of counts (`LCNT`) within the detection window (`LWIN`). Set the `LCNT` and `LWIN` count values in the `SINC_LEVEL0` or `SINC_LEVEL1` register assigned to the channel. When the SINC filter module detects an overload condition, the appropriate `SINC0_Px_OVLD` trigger is generated, and the `SINC_STAT.GLIM0` or `SINC_STAT.GLIM1` fault bit is set.

The SINC filter module saves the eight most recent data samples for the secondary filter in a local circular buffer to support diagnostics after a fault is triggered. Since 16-bit data is saved, only four buffer registers are required per channel. For example, `SINC_P1SEC_HIST0-3` store the eight most recent 16-bit secondary filter outputs from channel 1. The `SINC_HIS_STAT` register contains four pointers (`SINC_HIS_STAT`).

POHISPTR through SINC_HIS_STAT.P3HISPTR) to the buffer location of the most recent secondary current samples, per channel.

ADSP-SC58x SINC Register Descriptions

SINC (SINC) contains the following registers.

Table 6: ADSP-SC58x SINC Register List

Name	Description
SINC_BIAS0	Bias for Group 0 Register
SINC_BIAS1	Bias for Group 1 Register
SINC_CLK	Clock Control Register
SINC_CTL	Control Register
SINC_HIS_STAT	History Status Register
SINC_LEVEL0	Level Control for Group 0 Register
SINC_LEVEL1	Level Control for Group 1 Register
SINC_LIMIT0	(Amplitude) Limits for Secondary Filter 0 Register
SINC_LIMIT1	(Amplitude) Limits for Secondary Filter 1 Register
SINC_LIMIT2	(Amplitude) Limits for Secondary Filter 2 Register
SINC_LIMIT3	(Amplitude) Limits for Secondary Filter 3 Register
SINC_POSEC_HIST[n]	Pair 0 Secondary (Filter) History n Register
SINC_P1SEC_HIST[n]	Pair 1 Secondary (Filter) History n Register
SINC_P2SEC_HIST[n]	Pair 2 Secondary (Filter) History n Register
SINC_P3SEC_HIST[n]	Pair 3 Secondary (Filter) History n Register
SINC_PHEAD0	Primary (Filters) Head for Group 0 Register
SINC_PHEAD1	Primary (Filters) Head for Group 1 Register
SINC_PPTR0	Primary (Filters) Pointer for Group 0 Register
SINC_PPTR1	Primary (Filters) Pointer for Group 1 Register

Table 6: ADSP-SC58x SINC Register List (Continued)

Name	Description
SINC_PTAILO	Primary (Filters) Tail for Group 0 Register
SINC_PTAIL1	Primary (Filters) Tail for Group 1 Register
SINC_RATE0	Rate Control for Group 0 Register
SINC_RATE1	Rate Control for Group 1 Register
SINC_STAT	Status Register

Bias for Group 0 Register

The SINC_BIAS0 register controls an output bias added to primary SINC filters of group 0.




Figure 6: SINC_BIAS0 Register Diagram

Table 7: SINC_BIAS0 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31:0 (R/W)	BIAS	<p>Bias for Group 0 Primary Filters.</p> <p>The SINC_BIAS0.BIAS bits specify a bias for the primary SINC filters output. The bias is added to the output prior to saturation and DMA memory transfer. The valid value is represented in two's complement format; thus, must be programmed to be equal to $-(d \wedge o) / 2$, where $d = \text{SINC_RATE0.PDEC}$ and $o = \text{SINC_LEVEL0.PORD}$.</p>

Bias for Group 1 Register

The SINC_BIAS1 register controls an output bias added to primary SINC filters of group 1.




Figure 7: SINC_BIAS1 Register Diagram

Table 8: SINC_BIAS1 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31:0 (R/W)	BIAS	<p>Bias for Group1 Primary Filters.</p> <p>The <code>SINC_BIAS1.BIAS</code> bits specify a bias for the primary SINC filters output. The bias is added to the output prior to saturation and DMA memory transfer. The valid value is represented in two's complement format; thus, must be programmed to be equal to $-(d \wedge o) / 2$, where $d = \text{SINC_RATE1.PDEC}$ and $o = \text{SINC_LEVEL1.PORD}$.</p>

Clock Control Register

The `SINC_CLK` register generates and enables two SINC modulator clocks. The register also controls each clocks output, frequency, phase, and start-up behavior.




Figure 8: SINC_CLK Register Diagram

Table 9: SINC_CLK Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31:26 (R/W)	MDIV1	Modulator (Clock) Divider for Group 1. The <code>SINC_CLK.MDIV1</code> bits provide the SCLK divider to generate the modulator clock for group 1. The valid value is between 1 and 63.
24 (R/W1S)	MREQ1	Modulator (Clock) Request for Group 1 Status. The <code>SINC_CLK.MREQ1</code> bit indicates status for a phase shift request of the modulator clock for group 1. If the bits state is changed from clear (=0) to set (=1), the following modulator clock 1 period is lengthened by the number of SCLK periods specified by the <code>SINC_CLK.MADJ1</code> bits. Any writes to this bit while the bit is set are ignored. The bit is cleared by hardware (and only by hardware) once a requested modulator clock adjustment is complete.
		0 Inactive
		1 Active
23:18 (R/W)	MADJ1	Modulator (Clock) Adjustment for Group 1. The <code>SINC_CLK.MADJ1</code> bits provide the adjustment value for the modulator clock of group 1. The valid value is between 1 and 63 when <code>SINC_CLK.MREQ1</code> is set (=1). A write to this bit field effects only an active modulator clock adjustment. See the <code>SINC_CLK.MREQ1</code> bit filed description.

Table 9: SINC_CLK Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration
17:16 (R/W)	MCEN1	Modulator (Clock) Enable for Group 1. The <code>SINC_CLK.MCEN1</code> bits enable/disable the modulator clock for group 1 and control the clocks start-up behavior. Commence the clock immediately upon making it enabled, or enable and commence upon the next rising edge of PWMSYNC (PWM synchronizing output clock).
		0 Disable
		1 Reserved
		2 Enable and Commence
		3 Enable and Commence on Next Rising Edge
15:10 (R/W)	MDIV0	Modulator (Clock) Divider for Group 0. The <code>SINC_CLK.MDIV0</code> bits provide the SCLK divider to generate the modulator clock for group 0. The valid value is between 1 and 63.
8 (R/W1S)	MREQ0	Modulator (Clock) Request for Group 0 Status. The <code>SINC_CLK.MREQ0</code> bit indicates status for a phase shift request of the modulator clock for group 0. If the bits state is changed from clear (=0) to set (=1), the following modulator clock 0 period is lengthened by the number of SCLK periods specified by the <code>SINC_CLK.MADJ0</code> bits. Any writes to this bit while the bit is set are ignored. The bit is cleared by hardware (and only by hardware) once a requested modulator clock adjustment is complete.
		0 Inactive
		1 Active
7:2 (R/W)	MADJ0	Modulator (Clock) Adjustment for Group 0. The <code>SINC_CLK.MADJ0</code> bits provide the adjustment value for the modulator clock of group 0. The valid value is between 1 and 63 when <code>SINC_CLK.MREQ1</code> is set (=1). A write to this bit field effects only an active modulator clock adjustment. See the <code>SINC_CLK.MREQ1</code> bit field description.
1:0 (R/W)	MCEN0	Modulator (Clock) Enable for Group 0. The <code>SINC_CLK.MCEN0</code> bits enable/disable the modulator clock for group 0 and control the clocks start-up behavior. Commence the clock immediately upon making it enabled, or enable and commence upon the next rising edge of PWMSYNC (PWM synchronizing output clock).
		0 Disable
		1 Reserved
		2 Enable and Commence
		3 Enable and Commence on Next Rising Edge

Control Register

The `SINC_CTL` register masks (disables) and unmasks (enables) SINC high-level interrupt signals triggered by fault events. The register also enables and assigns SINC filter pairs to one of two control groups.




Figure 9: SINC_CTL Register Diagram

Table 10: SINC_CTL Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31 (R/W)	ELIM1	Enable Limit for Group 1. The <code>SINC_CTL.ELIM1</code> bit enables (unmasks) the <code>SINC_STAT</code> interrupt on overload conditions if this bit and status bit <code>SINC_STAT.GLIM1</code> are set (=1).
		0 Disable
		1 Enable
30 (R/W)	ESAT1	Enable Saturation for Group 1. The <code>SINC_CTL.ESAT1</code> bit enables (unmasks) the <code>SINC_STAT</code> interrupt on output saturation conditions if this bit and bit <code>SINC_STAT.GSAT1</code> are set (=1).
		0 Disable
		1 Enable
29 (R/W)	EPCNT1	Enable Primary Count for Group 1. The <code>SINC_CTL.EPCNT1</code> bit enables a trigger event on each <code>SINC_DATA1</code> request if this bit and status bit <code>SINC_STAT.PCNT1</code> are set (=1).
		0 Disable
		1 Enable

Table 10: SINC_CTL Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration
28 (R/W)	EFOVF1	Enable FIFO Overflow for Group 1. The <code>SINC_CTL.EFOVF1</code> bit enables (unmasks) the <code>SINC_STAT</code> interrupt on data FIFO overflow conditions if this bit and status bit <code>SINC_STAT.FOVF1</code> are set (=1). The <code>SINC_STAT.FOVF1</code> bit is set (=1) when the group 1 output data FIFO overflows due to delayed SCB fabric ready response.
		0 Disable
		1 Enable
15 (R/W)	ELIM0	Enable Limit for Group 0. The <code>SINC_CTL.ELIM0</code> bit enables (unmasks) the <code>SINC_STAT</code> interrupt on overload conditions if this bit and status bit <code>SINC_STAT.GLIM0</code> are set (=1).
		0 Disable
		1 Enable
14 (R/W)	ESAT0	Enable Saturation for Group 0. The <code>SINC_CTL.ESAT0</code> bit enables (unmasks) the <code>SINC_STAT</code> interrupt on output saturation conditions if this bit and status bit <code>SINC_STAT.GSAT0</code> are set (=1).
		0 Disable
		1 Enable
13 (R/W)	EPCNT0	Enable Primary Count for Group 0. The <code>SINC_CTL.EPCNT0</code> bit enables a trigger event on each <code>SINC_DATA0</code> request if this bit and status bit <code>SINC_STAT.PCNT0</code> are set (=1).
		0 Disable
		1 Enable
12 (R/W)	EFOVF0	Enable FIFO Overflow for Group 0. The <code>SINC_CTL.EFOVF0</code> bit enables (unmasks) the <code>SINC_STAT</code> interrupt on data FIFO overflow conditions if this bit and status bit <code>SINC_STAT.FOVF0</code> are set (=1). The <code>SINC_STAT.FOVF0</code> bit is set (=1) when the group 0 output data FIFO overflows due to delayed SCB fabric ready response.
		0 Disable
		1 Enable
7:6 (R/W)	EN3	Enable Filter Pair 3. The <code>SINC_CTL.EN3</code> bits enable/disable and assign SINC filter pair 3 to the control group.
		0 Disable
		1 Reserved
		2 Enable and Assign to Group 0
		3 Enable and Assign to Group 1

Table 10: SINC_CTL Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration
5:4 (R/W)	EN2	Enable Filter Pair 2. The <code>SINC_CTL.EN2</code> bits enable/disable and assign SINC filter pair 2 to the control group.
		0 Disable
		1 Reserved
		2 Enable and Assign to Group 0
		3 Enable and Assign to Group 1
3:2 (R/W)	EN1	Enable Filter Pair 1. The <code>SINC_CTL.EN1</code> bits enable/disable and assign SINC filter pair 1 to the control group.
		0 Disable
		1 Reserved
		2 Enable and Assign to Group 0
		3 Enable and Assign to Group 1
1:0 (R/W)	EN0	Enable Filter Pair 0. The <code>SINC_CTL.EN0</code> bits enable/disable and assign SINC filter pair 0 to the control group.
		0 Disable
		1 Reserved
		2 Enable and Assign to Group 0
		3 Enable and Assign to Group 1

History Status Register

The `SINC_HIS_STAT` provides status for data histories of secondary SINC filters, in the corresponding history buffer registers. The SINC history buffer registers save the most recent filter samples once an over-load fault signal is detected.




Figure 10: SINC_HIS_STAT Register Diagram

Table 11: SINC_HIS_STAT Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
14:12 (R/NW)	P3HISPTR	Pair 3 History Pointer. The <code>SINC_HIS_STAT.P3HISPTR</code> bits indicate the position for the most recent data sample of secondary SINC filter 3 in the corresponding <code>SINC_P3SEC_HIST[n]</code> register block.
		0 History Register 3, MS
		1 History Register 0, LS
		2 History Register 0, MS
		3 History Register 1, LS
		4 History Register 1, MS
		5 History Register 2, LS
		6 History Register 2, MS
		7 History Register 3, LS
10:8 (R/NW)	P2HISPTR	Pair 2 History Pointer. The <code>SINC_HIS_STAT.P2HISPTR</code> bits indicate the position for the most recent data sample of secondary SINC filter 2 in the corresponding <code>SINC_P2SEC_HIST[n]</code> register block.
		0 History Register 3, MS
		1 History Register 0, LS
		2 History Register 0, MS
		3 History Register 1, LS
		4 History Register 1, MS
		5 History Register 2, LS
		6 History Register 2, MS
		7 History Register 3, LS

Table 11: SINC_HIS_STAT Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration
6:4 (R/NW)	P1HISPTR	Pair 1 History Pointer. The <code>SINC_HIS_STAT.P1HISPTR</code> bits indicate the position for the most recent data sample of secondary SINC filter 1 in the corresponding <code>SINC_P1SEC_HIST[n]</code> register block.
		0 History Register 3, MS
		1 History Register, LS
		2 History Register 0, MS
		3 History Register 1, LS
		4 History Register 1, MS
		5 History Register 2, LS
		6 History Register 2, MS
		7 History Register 3, LS
2:0 (R/NW)	P0HISPTR	Pair 0 History Pointer. The <code>SINC_HIS_STAT.P0HISPTR</code> bits indicate the position for the most recent data sample of secondary SINC filter 0 in the corresponding <code>SINC_POSEC_HIST[n]</code> register block.
		0 History Register 3, MS
		1 History Register 0, LS
		2 History Register 0, MS
		3 History Register 1, LS
		4 History Register 1, MS
		5 History Register 2, LS
		6 History Register 2, MS
		7 History Register 3, LS

Level Control for Group 0 Register

The `SINC_LEVEL0` register controls output scaling and count, excursion limit and window, as well as orders for primary and secondary SINC filters assigned to group 0.




Figure 11: SINC_LEVEL0 Register Diagram

Table 12: SINC_LEVEL0 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
30 (R/W)	PORD	Primary (Filter) Order. The <code>SINC_LEVEL0.PORD</code> bit determines the order for group 1 primary filters.
		0 Third Order
		1 Fourth Order
29:24 (R/W)	PSCALE	Primary (Filter) Scaling. The <code>SINC_LEVEL0.PSCALE</code> bits specify the scaling applied to the output of group 0 primary filters, prior to DMA transfer to memory. The valid value is between 4 to 32. The SINC integrator, decimator, and bias adjustment produce an integer value up to 32 bits wide. The range of a full-scale signal of a bit stream filtered by a primary SINC filter is approximately $(\text{BIAS} \pm ((0.625 * \text{SINC_RATE0.PDEC}) ^ \text{order}))$. The value requires about $(\ln 2(\text{SINC_RATE0.PDEC}) * \text{order})$ bits of precision (where 'order' is 3 or 4, as specified by the <code>SINC_LEVEL0.PORD</code> bit). This bit field specifies the bit position of the intermediate value, which is transferred on the MSB of 16-bit DMA sample. Thus, the intermediate value is right-shifted by $(\text{SINC_LEVEL0.PSCALE} - 16)$ bits if <code>SINC_LEVEL0.PSCALE</code> ≥ 16 , or left-shifted by $(16 - \text{SINC_LEVEL0.PSCALE})$ bits if <code>SINC_LEVEL0.PSCALE</code> < 16 . If <code>SINC_LEVEL0.PSCALE</code> ≥ 16 , thus selecting a right shift, the shifted value is rounded up (as if $0.5 * \text{LSB}$ is added) before truncation. Rounding is not necessary for a left shift. If the scaled and rounded value exceeds the range of a signed 16-bit number, the sample is saturated (to 0x8000 or 0x7FFF), and the corresponding saturation status bit (<code>SINC_STAT.PSAT3</code> , <code>SINC_STAT.PSAT2</code> , <code>SINC_STAT.PSAT1</code> , or <code>SINC_STAT.PSAT0</code>) is set.

Table 12: SINC_LEVEL0 Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration				
23:16 (R/W)	PCNT	<p>Primary (Filter) Count.</p> <p>The <code>SINC_LEVEL0.PCNT</code> bits specify the modulo number of outputs for group 0 primary filters. The number must be one less than a desired modulo. Each time the number of outputs specified by this bit filed is transferred, the <code>SINC_STAT.PCNT0</code> status bit is set (=1). When the <code>SINC_STAT.PCNT0</code> bit is set (unless masked), it causes a TRU trigger. For example:</p> <p>8'h00 written to the <code>SINC_LEVEL0.PCNT</code> bit field sets bit <code>SINC_STAT.PCNT0</code> to 1 after every primary SINC filter output is transferred.</p> <p>8'hFF written to the <code>SINC_LEVEL0.PCNT</code> bit field sets bit <code>SINC_STAT.PCNT0</code> to 1 after every 256 primary SINC filter outputs transferred.</p>				
14 (R/W)	SORD	<p>Secondary (Filter) Order Select.</p> <p>The <code>SINC_LEVEL0.SORD</code> bit determines the order for group 0 secondary filters.</p> <table><tr><td>0</td><td>Third Order</td></tr><tr><td>1</td><td>Fourth Order</td></tr></table>	0	Third Order	1	Fourth Order
0	Third Order					
1	Fourth Order					
13:11 (R/W)	LCNT	<p>(Excursion) Limit Count.</p> <p>The <code>SINC_LEVEL0.LCNT</code> bits specify the number (count) of output excursions beyond the amplitude specified for group 0 secondary filters. The number of excursions greater than specified by registers <code>SINC_LIMIT3</code>, <code>SINC_LIMIT2</code>, <code>SINC_LIMIT2</code>, and <code>SINC_LIMIT0</code> is perceived as an overload and sets (=1) a corresponding MAX or MIN bit in the <code>SINC_STAT</code> register. The valid count is between 1 to 8. If the count is greater than <code>SINC_LEVEL0.LWIN</code>, the bit fields behavior is as it is equal to <code>SINC_LEVEL0.LWIN</code>. See <code>SINC_LEVEL0.LWIN</code> for details. The valid count must be one less than a desired count:</p> <p>=000 require one excursion above the amplitude limit;</p> <p>=111 require eight excursions above the amplitude limit.</p>				
10:8 (R/W)	LWIN	<p>(Excursion) Limit Window.</p> <p>The <code>SINC_LEVEL0.LWIN</code> bits specify the window size for excursion checking for group 0 secondary filters. The window size is the number of the most recent outputs to be included in a measurement specified by the <code>SINC_LEVEL0.LCNT</code> bits. The valid value must be one less than a desired count (1 to 8), meaning the valid value is 0 to 7.</p>				

Level Control for Group 1 Register

The `SINC_LEVEL1` register controls output scaling and count, excursion limit and window, as well as orders for primary and secondary SINC filters assigned to group 1.




Figure 12: SINC_LEVEL1 Register Diagram

Table 13: SINC_LEVEL1 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
30 (R/W)	PORD	Primary (Filter) Order. The <code>SINC_LEVEL1.PORD</code> bits determines the order for group 1 primary filters.
		0 Third Order
		1 Fourth Order
29:24 (R/W)	PSCALE	Primary (Filter) Scaling. The <code>SINC_LEVEL1.PSCALE</code> bits specify the scaling applied to the output of group 1 primary filters, prior to DMA transfer to memory. The valid value is between 4 to 32. The SINC integrator, decimator, and bias adjustment produce an integer value up to 32 bits wide. The range of a full-scale signal of a bit stream filtered by a primary SINC filter is approximately $(\text{BIAS} \pm ((0.625 * \text{SINC_RATE1.PDEC}) ^ \text{order}))$. The value requires about $(\ln 2(\text{SINC_RATE1.PDEC}) * \text{order})$ bits of precision (where 'order' is 3 or 4, as specified by the <code>SINC_LEVEL1.PORD</code> bit). This bit field specifies the bit position of the intermediate value, which is transferred on the MSB of 16-bit DMA sample. Thus, the intermediate value is right-shifted by $(\text{SINC_LEVEL1.PSCALE} - 16)$ bits if <code>SINC_LEVEL1.PSCALE</code> ≥ 16 , or left-shifted by $(16 - \text{SINC_LEVEL1.PSCALE})$ bits if <code>SINC_LEVEL1.PSCALE</code> < 16 . If <code>SINC_LEVEL1.PSCALE</code> ≥ 16 , thus selecting a right shift, the shifted value is rounded up (as if $0.5 * \text{LSB}$ is added) before truncation. Rounding is not necessary for a left shift. If the scaled and rounded value exceeds the range of a signed 16-bit number, the sample is saturated (to 0x8000 or 0x7FFF), and the corresponding saturation status bit (<code>SINC_STAT.PSAT3</code> , <code>SINC_STAT.PSAT2</code> , <code>SINC_STAT.PSAT1</code> , or <code>SINC_STAT.PSAT0</code>) is set.

Table 13: SINC_LEVEL1 Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration				
23:16 (R/W)	PCNT	<p>Primary (Filter) Count.</p> <p>The <code>SINC_LEVEL1.PCNT</code> bits specify the modulo number of outputs for group 1 primary filters. The number must be one less than a desired modulo. Each time the number of outputs specified by this bit filed is transferred, the <code>SINC_STAT.PCNT1</code> status bit is set (=1). When the <code>SINC_STAT.PCNT1</code> bit is set (unless masked), it causes a TRU trigger. For example:</p> <p>8'h00 written to the <code>SINC_LEVEL1.PCNT</code> bit field sets bit <code>SINC_STAT.PCNT1</code> to 1 after every primary SINC filter output is transferred.</p> <p>8'hFF written to the <code>SINC_LEVEL1.PCNT</code> bit field sets bit <code>SINC_STAT.PCNT1</code> to 1 after every 256 primary SINC filter outputs transferred.</p>				
14 (R/W)	SORD	<p>Secondary (Filter) Order.</p> <p>The <code>SINC_LEVEL1.SORD</code> bit determines the order for group 1 secondary filters. The <code>SINC_LEVEL1.SORD</code> bit determines the order for group 1 secondary filters.</p> <table><tr><td>0</td><td>Third Order</td></tr><tr><td>1</td><td>Fourth Order</td></tr></table>	0	Third Order	1	Fourth Order
0	Third Order					
1	Fourth Order					
13:11 (R/W)	LCNT	<p>(Excursion) Limit Count.</p> <p>The <code>SINC_LEVEL1.LCNT</code> bits specify the number (count) of output excursions beyond the amplitude specified for group 1 secondary filters. The number of excursions greater than specified by registers <code>SINC_LIMIT3</code>, <code>SINC_LIMIT2</code>, <code>SINC_LIMIT2</code>, and <code>SINC_LIMIT0</code> is perceived as an overload and sets (=1) a corresponding MAX or MIN bit in the <code>SINC_STAT</code> register. The valid count is between 1 to 8. If the count is greater than <code>SINC_LEVEL1.LWIN</code>, the bit fields behavior is as it is equal to <code>SINC_LEVEL1.LWIN</code>. See <code>SINC_LEVEL1.LWIN</code> for details. The valid count must be one less than a desired count:</p> <p>=000 require one excursion above the amplitude limit;</p> <p>=111 require eight excursions above the amplitude limit.</p>				
10:8 (R/W)	LWIN	<p>(Excursion) Limit Window.</p> <p>The <code>SINC_LEVEL1.LWIN</code> bits specify the window size for excursion checking for group 1 secondary filters. The window size is the number of the most recent outputs to be included in a measurement specified by the <code>SINC_LEVEL1.LCNT</code> bits. The valid value must be one less than a desired count (1 to 8), meaning the valid value is 0 to 7.</p>				

(Amplitude) Limits for Secondary Filter 0 Register

The `SINC_LIMIT0` register controls amplitude limits for a secondary filter of SINC pair 0.




Figure 13: SINC_LIMIT0 Register Diagram

Table 14: SINC_LIMIT0 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31:16 (R/W)	LMAX	Limit Maximum for Secondary Filter 0. The SINC_LIMIT0.LMAX bits specify the output signal conditions for the secondary SINC filter 0. In conjunction with bits LCNT and LWIN in register SINC_LEVEL1 or SINC_LEVEL0, this bit field specifies conditions for an associated maximum limit warning bit in register SINC_STAT.
15:0 (R/W)	LMIN	Limit Minimum for Secondary Filter 0. The SINC_LIMIT0.LMIN bits specify the output signal conditions for the secondary SINC filter 0. In conjunction with bits LCNT and LWIN in register SINC_LEVEL1 or SINC_LEVEL0, this bit field specifies conditions for an associated minimum limit warning bit in register SINC_STAT.

(Amplitude) Limits for Secondary Filter 1 Register

The SINC_LIMIT1 register controls amplitude limits for a secondary filter of SINC pair 1.




Figure 14: SINC_LIMIT1 Register Diagram

Table 15: SINC_LIMIT1 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31:16 (R/W)	LMAX	Limit Maximum for Secondary Filter 1. The SINC_LIMIT1.LMAX bits specify the output signal conditions for the secondary SINC filter 1. In conjunction with bits LCNT and LWIN in register SINC_LEVEL1 or SINC_LEVEL0, this bit field specifies conditions for an associated maximum limit warning bit in register SINC_STAT.
15:0 (R/W)	LMIN	Limit Minimum for Secondary Filter 1. The SINC_LIMIT1.LMIN bits specify the output signal conditions for the secondary SINC filter 1. In conjunction with bits LCNT and LWIN in register SINC_LEVEL1 or SINC_LEVEL0, this bit field specifies conditions for an associated minimum limit warning bit in register SINC_STAT.

(Amplitude) Limits for Secondary Filter 2 Register

The SINC_LIMIT2 register controls amplitude limits for a secondary filter of SINC pair 2.




Figure 15: SINC_LIMIT2 Register Diagram

Table 16: SINC_LIMIT2 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31:16 (R/W)	LMAX	Limit Maximum for Secondary Filter 2. The SINC_LIMIT2.LMAX bits specify the output signal conditions for the secondary SINC filter 2. In conjunction with bits LCNT and LWIN in register SINC_LEVEL1 or SINC_LEVEL0, this bit field specifies conditions for an associated maximum limit warning bit in register SINC_STAT.

Table 16: SINC_LIMIT2 Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration
15:0 (R/W)	LMIN	Limit Minimum for Secondary Filter 2. The SINC_LIMIT2.LMIN bits specify the output signal conditions for the secondary SINC filter 2. In conjunction with bits LCNT and LWIN in register SINC_LEVEL1 or SINC_LEVEL0, this bit field specifies conditions for an associated minimum limit warning bit in register SINC_STAT.

(Amplitude) Limits for Secondary Filter 3 Register

The SINC_LIMIT3 register controls amplitude limits for a secondary filter of SINC pair 3.




Figure 16: SINC_LIMIT3 Register Diagram

Table 17: SINC_LIMIT3 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31:16 (R/W)	LMAX	Limit Maximum for Secondary Filter 3. The SINC_LIMIT3.LMAX bits specify the output signal conditions for the secondary SINC filter 3. In conjunction with bits LCNT and LWIN in register SINC_LEVEL1 or SINC_LEVEL0, this bit field specifies conditions for an associated maximum limit warning bit in register SINC_STAT.
15:0 (R/W)	LMIN	Limit Minimum for Secondary Filter 3. The SINC_LIMIT3.LMIN bits specify the output signal conditions for the secondary SINC filter 3. In conjunction with bits LCNT and LWIN in register SINC_LEVEL1 or SINC_LEVEL0, this bit field specifies conditions for an associated minimum limit warning bit in register SINC_STAT.

Pair 0 Secondary (Filter) History n Register

The `SINC_POSEC_HIST[n]` read-only register provides the eight most recent samples produced by secondary SINC filter 0. The 16-bit samples are stored in the 32-bit register in circular manner, starting with the low-order field of the first `SINC_POSEC_HIST[n]` register. The stored values, one compared to the limit, count, and window settings, set the `SINC_STAT.MAX0` and `SINC_STAT.MIN0` bits.




Figure 17: `SINC_POSEC_HIST[n]` Register Diagram

Table 18: `SINC_POSEC_HIST[n]` Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31:16 (R/NW)	HI	High Data Word. The <code>SINC_POSEC_HIST[n].HI</code> bits provide the 16-bit sample in the most significant half of the 32- bit register.
15:0 (R/NW)	LO	Low Data Word. The <code>SINC_POSEC_HIST[n].LO</code> bits provide the 16-bit sample in the least significant half of the 32- bit register.

Pair 1 Secondary (Filter) History n Register

The `SINC_P1SEC_HIST[n]` read-only register provides the eight most recent samples produced by secondary SINC filter 1. The 16-bit samples are stored in the 32-bit register in circular manner, starting with the low-order field of the first `SINC_P1SEC_HIST[n]` register. The stored values, compared to the limit, count, and window settings, set the `SINC_STAT.MAX1` and `SINC_STAT.MIN1` bits.




Figure 18: SINC_P1SEC_HIST[n] Register Diagram

Table 19: SINC_P1SEC_HIST[n] Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31:16 (R/NW)	HI	High Data Word. The SINC_P1SEC_HIST[n].HI bits provide the 16-bit sample in the most significant half of the 32- bit register.
15:0 (R/NW)	LO	Low Data Word. The SINC_P1SEC_HIST[n].LO bits provide the 16-bit sample in the least significant half of the 32- bit register.

Pair 2 Secondary (Filter) History n Register

The SINC_P2SEC_HIST[n] read-only register provides the eight most recent samples produced by secondary SINC filter 2. The 16-bit samples are stored in the 32-bit register in circular manner, starting with the low-order field of the first SINC_P2SEC_HIST[n] register. The stored values, compared to the limit, count, and window settings, set the SINC_STAT.MAX2 and SINC_STAT.MIN2 bits.




Figure 19: SINC_P2SEC_HIST[n] Register Diagram

Table 20: SINC_P2SEC_HIST[n] Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31:16 (R/NW)	HI	High Data Word. The SINC_P2SEC_HIST[n].HI bits provide the 16-bit sample in the most significant half of the 32- bit register.
15:0 (R/NW)	LO	Low Data Word. The SINC_P2SEC_HIST[n].LO bits provide the 16-bit sample in the least significant half of the 32- bit register.

Pair 3 Secondary (Filter) History n Register

The SINC_P3SEC_HIST[n] read-only register provides the eight most recent samples produced by secondary SINC filter 3. The 16-bit samples are stored in the 32-bit register in circular manner, starting with the low-order field of the first SINC_P3SEC_HIST[n] register. The stored values, compared to the limit, count, and window settings, set the SINC_STAT.MAX3 and SINC_STAT.MIN3 bits.




Figure 20: SINC_P3SEC_HIST[n] Register Diagram

Table 21: SINC_P3SEC_HIST[n] Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31:16 (R/NW)	HI	High Data Word. The SINC_P3SEC_HIST[n].HI bits provide the 16-bit sample in the most significant half of the 32- bit register.
15:0 (R/NW)	LO	Low Data Word. The SINC_P3SEC_HIST[n].LO bits provide the 16-bit sample in the least significant half of the 32- bit register.

Primary (Filters) Head for Group 0 Register

The `SINC_PHEAD0` register stores the head address for a circular buffer in data memory to which to transfer the primary SINC filter outputs (according to control group 0 assignments).




Figure 21: `SINC_PHEAD0` Register Diagram

Table 22: `SINC_PHEAD0` Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31:0 (R/W)	PHEAD	Primary (Filter) Head Pointer. The <code>SINC_PHEAD0.PHEAD</code> bits hold the pointer (address) for DMA transfer to memory. Commencing at and wrapping back to <code>SINC_PHEAD0.PHEAD</code> after <code>SINC_PTAIL0.PTAIL</code> is reached, it forms a circular buffer, to which to transfer the primary SINC filter outputs (group 0). The valid address must be 16-bit aligned (address must be even).

Primary (Filters) Head for Group 1 Register

The `SINC_PHEAD1` register stores the head address for a circular buffer in data memory to which to transfer the primary SINC filter outputs (according to control group 1 assignments).




Figure 22: `SINC_PHEAD1` Register Diagram

Table 23: SINC_PHEAD1 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31:0 (R/W)	PHEAD	Primary (Filter) Head Pointer. The <code>SINC_PHEAD1.PHEAD</code> bits hold the pointer (address) for DMA transfer to memory. Commencing at and wrapping back to <code>SINC_PHEAD1.PHEAD</code> after <code>SINC_PTAIL1.PTAIL</code> is reached, it forms a circular buffer, to which to transfer the primary SINC filter outputs (group 1). The valid address must be 16-bit aligned (address must be even).

Primary (Filters) Pointer for Group 0 Register

The `SINC_PPTR0` read-only register points to a circular buffer holding the most recent results of primary SINC filters, according to control group 0 assignments.




Figure 23: SINC_PPTR0 Register Diagram

Table 24: SINC_PPTR0 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31:0 (R/NW)	PPTR	Primary (Filter) Pointer. The <code>SINC_PPTR0.PPTR</code> bits hold the address for the last memory location of the most recent set of primary SINC filter results (group 0). The address is incremented once all of the primary SINC filter data (assigned to group 0 and associated to a particular time stamp) is successfully presented to the system fabric. Memory locations beyond the location reported by this register may be partially updated, so the entire circular buffer is not considered valid. Note that in real-time operation, due to fabric latency, write data may be in flight on the system fabric after the point when this bit field is updated. Thus, the write data may not be observed in memory until it has transited the fabric.

Primary (Filters) Pointer for Group 1 Register

The `SINC_PPTR1` read-only register points to a circular buffer holding the most recent results of primary SINC filters, according to control group 1 assignments.




Figure 24: `SINC_PPTR1` Register Diagram

Table 25: `SINC_PPTR1` Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31:0 (R/NW)	PPTR	<p>Primary (Filter) Pointer.</p> <p>The <code>SINC_PPTR1.PPTR</code> bits hold the address for the last memory location of the most recent set of primary SINC filter results (group 1).</p> <p>The address is incremented once all of the primary SINC filter data (assigned to group 1 and associated to a particular time stamp) is successfully presented to the system fabric.</p> <p>Memory locations beyond the location reported by this register may be partially updated, so the entire circular buffer is not considered valid. Note that in real-time operation, due to fabric latency, write data may be in flight on the system fabric after the point when this bit field is updated. Thus, the write data may not be observed in memory until it has transited the fabric.</p>

Primary (Filters) Tail for Group 0 Register

The `SINC_PTAIL0` register stores the tail address for a circular buffer in data memory to which to transfer the primary SINC filter outputs (according to control group 1 assignments).




Figure 25: SINC_PTAIL0 Register Diagram

Table 26: SINC_PTAIL0 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31:0 (R/W)	PTAIL	Primary (Filter) Tail Pointer. The SINC_PTAIL0.PTAIL bits hold the pointer (address) for DMA transfer to memory. Commencing at and wrapping back to SINC_PHEAD0.PHEAD after SINC_PTAIL0.PTAIL is reached, it forms a circular buffer, to which to transfer the primary SINC filter outputs (group 1). The valid address must be 16-bit aligned (address must be even).

Primary (Filters) Tail for Group 1 Register

The SINC_PTAIL1 register stores the tail address for a circular buffer in data memory to which to transfer the primary SINC filter outputs (according to control group 1 assignments).




Figure 26: SINC_PTAIL1 Register Diagram

Table 27: SINC_PTAIL1 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31:0 (R/W)	PTAIL	Primary (Filter) Tail Pointer. The SINC_PTAIL1.PTAIL bits hold the pointer (address) for DMA transfer to memory. Commencing at and wrapping back to SINC_PHEAD1.PHEAD after SINC_PTAIL1.PTAIL is reached, it forms a circular buffer, to which to transfer the primary SINC filter outputs (group 1). The valid address must be 16-bit aligned (address must be even).

Rate Control for Group 0 Register

The SINC_RATE0 register controls phase adjustments and decimation rates for primary and secondary SINC filters assigned to group 0.




Figure 27: SINC_RATE0 Register Diagram

Table 28: SINC_RATE0 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
30:25 (R/W)	SADJ	Secondary (Filter) Adjustment. The SINC_RATE0.SADJ bits provide the phase adjustment for the decimated output of group 0 secondary filters. The valid adjustment is between 0 and (SINC_RATE0.SDEC - 1), in modulator clock cycles, relative to the time the filter is enabled in the SINC_CTL register. The secondary SINC filter calculates an output in modulator clock cycle equivalent to $((\text{SINC_RATE0.SDEC} * n) - \text{SINC_RATE0.SADJ})$, where n is an integer > 1 . This bit field can be changed while the filter is running and takes effect after the next decimation sample is generated. The effect of the change requires time to ripple through the filter: a number of output sample periods is equal to the filter order.

Table 28: SINC_RATE0 Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration
24:16 (R/W)	PADJ	<p>Primary (Filter) Adjustment.</p> <p>The SINC_RATE0.PADJ bits provide the phase adjustment for the decimated output of group 0 primary filters. The valid adjustment is between 0 and (SINC_RATE0.PDEC - 1), in modulator clock cycles, relative to the time the filter is enabled in the SINC_CTL register.</p> <p>The primary SINC filter calculates an output in modulator clock cycle equivalent to $((\text{SINC_RATE0.PDEC} * n) - \text{SINC_RATE0.PADJ})$, where n is an integer > 1. This bit field can be changed while the filter is running and takes effect after the next decimation sample is generated. The effect of the change requires time to ripple through the filter: a number of output sample periods is equal to the filter order.</p>
14:9 (R/W)	SDEC	<p>Secondary (Filter) Decimation Rate.</p> <p>The SINC_RATE0.SDEC bits provide the decimation rate for group 0 secondary filters. The valid range depends on the SINC order selected.</p> <p>If the third order (SINC_LEVEL0.SORD = 0), the valid range is 4 to 40.</p> <p>If the forth order (SINC_LEVEL0.SORD = 1), the valid rate is 4 to 16.</p>
8:0 (R/W)	PDEC	<p>Primary (Filter) Decimation Rate.</p> <p>The SINC_RATE0.PDEC bits provide the decimation rate for group 0 primary filters. The valid rate is 256 to 4.</p>

Rate Control for Group 1 Register

The SINC_RATE1 register controls phase adjustments and decimation rates for primary and secondary SINC filters assigned to group 1.




Figure 28: SINC_RATE1 Register Diagram

Table 29: SINC_RATE1 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
30:25 (R/W)	SADJ	<p>Secondary (Filter) Adjustment.</p> <p>The <code>SINC_RATE1.SADJ</code> bits provide the phase adjustment for the decimated output of group 1 secondary filters. The valid adjustment is between 0 and (<code>SINC_RATE1.SDEC - 1</code>), in modulator clock cycles, relative to the time the filter is enabled in the <code>SINC_CTL</code> register.</p> <p>The secondary SINC filter calculates an output in modulator clock cycle equivalent to $((SINC_RATE1.SDEC * n) - SINC_RATE1.SADJ)$, where n is an integer > 1. This bit field can be changed while the filter is running and takes effect after the next decimation sample is generated. The effect of the change requires time to ripple through the filter: a number of output sample periods is equal to the filter order.</p>
24:16 (R/W)	PADJ	<p>Primary (Filter) Adjustment.</p> <p>The <code>SINC_RATE1.PADJ</code> bits provide the phase adjustment for the decimated output of group 1 primary filters. The valid adjustment is between 0 and (<code>SINC_RATE1.PDEC - 1</code>), in modulator clock cycles, relative to the time the filter is enabled in the <code>SINC_CTL</code> register.</p> <p>The primary SINC filter calculates an output in modulator clock cycle equivalent to $((SINC_RATE1.PDEC * n) - SINC_RATE1.PADJ)$, where n is an integer > 1. This bit field can be changed while the filter is running and takes effect after the next decimation sample is generated. The effect of the change requires time to ripple through the filter: a number of output sample periods is equal to the filter order.</p>
14:9 (R/W)	SDEC	<p>Secondary (Filter) Decimation Rate.</p> <p>The <code>SINC_RATE1.SDEC</code> bits provide the decimation rate for group 1 secondary filters. The valid range depends on the SINC order selected.</p> <p>If the third order (<code>SINC_LEVEL1.SORD = 0</code>), the valid range is 4 to 40.</p> <p>If the forth order (<code>SINC_LEVEL1.SORD = 1</code>), the valid rate is 4 to 16.</p>
8:0 (R/W)	PDEC	<p>Primary (Filter) Decimation Rate.</p> <p>The <code>SINC_RATE1.PDEC</code> bits provide the decimation rate for group 1 primary filters. The valid rate is 256 to 4.</p>

Status Register

The `SINC_STAT` register indicates status for SINC output saturation, amplitude and duration limits, over-load conditions, and data transfer errors.




Figure 29: SINC_STAT Register Diagram

Table 30: SINC_STAT Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31 (R/NW)	GLIM1	Group 1 Limit Status. The <code>SINC_STAT.GLIM1</code> indicates status for an amplitude and duration limit of secondary SINC filters assigned to group 1. This bit is set (=1) if any limit specified by registers <code>SINC_LIMIT3</code> , <code>SINC_LIMIT2</code> , <code>SINC_LIMIT1</code> , or <code>SINC_LIMIT0</code> , within the duration count and window specified by bits <code>SINC_LEVEL0.LCNT</code> and <code>SINC_LEVEL0.LWIN</code> are exceeded. To identify the offending secondary SINC filter, examine the filters status bits <code>SINC_STAT.MAX3</code> , <code>SINC_STAT.MAX2</code> , <code>SINC_STAT.MAX1</code> , <code>SINC_STAT.MAX0</code> , <code>SINC_STAT.MIN3</code> , <code>SINC_STAT.MIN2</code> , <code>SINC_STAT.MIN1</code> and <code>SINC_STAT.MAX0</code> according to the group 1 assignments in the <code>SINC_CTL</code> register.
		0 Not Exceeded
		1 Exceeded
30 (R/NW)	GSAT1	Group 1 Saturation Status. The <code>SINC_STAT.GSAT1</code> indicates status for the output saturation bit of primary SINC filters assigned to group 1. The bit is set (=1) if any filter of group 1 has its saturation status bit set (=1). To identify the offending SINC primary filter, examine bits <code>SINC_STAT.PSAT3</code> , <code>SINC_STAT.PSAT2</code> , <code>SINC_STAT.PSAT1</code> , and <code>SINC_STAT.PSAT0</code> according to the group 1 assignments specified by the <code>SINC_CTL.EN3</code> , <code>SINC_CTL.EN2</code> , <code>SINC_CTL.EN1</code> , and <code>SINC_CTL.EN0</code> bits.
		0 Not Set
		1 Set
29 (R/W1C)	PCNT1	Primary (Filter) Count for Group 1 Status. The <code>SINC_STAT.PCNT1</code> indicates status for the output count of primary SINC filters assigned to group 1. The bit is set (=1) each time the modulo number of outputs (specified by the <code>SINC_LEVEL1.PCNT</code> bits) has been transferred for each primary SINC filter assigned to group 1. Each count in <code>SINC_LEVEL1.PCNT</code> corresponds to one complete set or vector of samples from all SINC filter pairs assigned to group 1. For example, if group 1 is assigned three SINC filters pairs 0, 1, and 3, and <code>SINC_LEVEL1.PCNT</code> is set to 5, then this status bit is set after the transfer of every 5th complete sample vector, comprising $3 \times 5 = 15$ data samples. This bit asserts when the memory transfer on the system SCB fabric is complete, and a valid SCB write data response is received by the SINC filter unit. If this status bit and bit <code>SINC_CTL.EPCNT1</code> are set (=1), the <code>SINC_DATA1</code> trigger is asserted. Write 1 to clear.
		0 Not Reached
		1 Reached

Table 30: SINC_STAT Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration
28 (R/W1C)	FOVF1	FIFO Overflow for Group 1 Status. The <code>SINC_STAT.FOVF1</code> indicates status for the data output FIFO bit of primary SINC filters assigned to group 1. This bit is set (= 1) if the output FIFO for any filter in group 1 overflows due to slow SCB fabric response. The FIFO for each primary SINC filter contains two data sample locations. An overflow occurs if a third data sample is generated before the first sample's data is transferred into the SCB fabric write data channel. After any overflow signaled by this bit occurs, all further SCB transmissions generated by group 1 are UNSPECIFIED until all SINC filters of the group are shut down and restarted. Clearing this status bit (=0) alone is not sufficient to re-sync the DMA stream. Write 1 to clear. If this status bit and bit <code>SINC_CTL.EFOVF1</code> are set (=1), the <code>SINC_STAT</code> interrupt is asserted.
		0 No Overflow
		1 Overflow
27 (R/W1C)	PFAB1	Primary (Filter) Fabric Error for Group 1 Status. The <code>SINC_STAT.PFAB1</code> indicates error status for the output of any primary SINC filter assigned to group 1. The bit is set (=1) if the SCB fabric provides a write error response for a filter output transfer associated with group 1, or if an overrun occurs for a filter in group 1. An interrupt is requested whenever this bit =1 (not maskable).
		0 Disabled
		1 Enabled
23 (R/W1C)	PSAT3	Primary (Filter) 3 Saturation Status. The <code>SINC_STAT.PSAT3</code> bit indicates whether the primary SINC filter 3 requires saturation.
		0 Not Saturated
		1 Saturated
22 (R/W1C)	PSAT2	Primary (Filter) 2 Saturation Status. The <code>SINC_STAT.PSAT2</code> bit indicates whether the primary SINC filter 2 requires saturation.
		0 Not Saturated
		1 Saturated
21 (R/W1C)	PSAT1	Primary (Filter) 1 Saturation Status. The <code>SINC_STAT.PSAT1</code> bit indicates whether the primary SINC filter 1 requires saturation.
		0 Not Saturated
		1 Saturated

Table 30: SINC_STAT Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration
20 (R/W1C)	PSAT0	Primary (Filter) 0 Saturation Status. The <code>SINC_STAT.PSAT0</code> bit indicates whether the primary SINC filter 0 requires saturation.
		0 Not Saturated
		1 Saturated
19 (R/W1C)	MAX3	Maximum for Secondary Filter 3 Status. The <code>SINC_STAT.MAX3</code> bit indicates whether the output of the secondary SINC filter 3 exceeded its maximum amplitude and duration level. This bit is set (=1) if the limit is exceeded. The amplitude limit is specified by the <code>SINC_LIMIT3.LMAX</code> bits. The duration limit is specified in terms of an excursion count and window for the filter group to which the filter is assigned by the <code>SINC_CTL.EN3</code> bits. For group 0, the duration limit is <code>SINC_LEVEL0.LCNT</code> counts within a window of <code>SINC_LEVEL0.LWIN</code> samples. For group 1, the duration limit is <code>SINC_LEVEL1.LCNT</code> counts within a window of <code>SINC_LEVEL1.LWIN</code> samples.
		0 Not Exceeded
		1 Exceeded
18 (R/W1C)	MAX2	Maximum for Secondary Filter 2 Status. The <code>SINC_STAT.MAX2</code> bit indicates whether the output of the secondary SINC filter 2 exceeded its maximum amplitude and duration level. This bit is set (=1) if the limit is exceeded. The amplitude limit is specified by the <code>SINC_LIMIT2.LMAX</code> bits. The duration limit is specified in terms of an excursion count and window for the filter group to which the filter is assigned by the <code>SINC_CTL.EN2</code> bits. For group 0, the duration limit is <code>SINC_LEVEL0.LCNT</code> counts within a window of <code>SINC_LEVEL0.LWIN</code> samples. For group 1, the duration limit is <code>SINC_LEVEL1.LCNT</code> counts within a window of <code>SINC_LEVEL1.LWIN</code> samples.
		0 Not Exceeded
		1 Exceeded

Table 30: SINC_STAT Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration
17 (R/W1C)	MAX1	Maximum for Secondary Filter 1 Status. The <code>SINC_STAT.MAX1</code> bit indicates whether the output of the secondary SINC filter 0 exceeded its maximum amplitude and duration level. This bit is set (=1) if the limit is exceeded. The amplitude limit is specified by the <code>SINC_LIMIT1.LMAX</code> bits. The duration limit is specified in terms of an excursion count and window for the filter group to which the filter is assigned by the <code>SINC_CTL.EN1</code> bits. For group 0, the duration limit is <code>SINC_LEVEL0.LCNT</code> counts within a window of <code>SINC_LEVEL0.LWIN</code> samples. For group 1, the duration limit is <code>SINC_LEVEL1.LCNT</code> counts within a window of <code>SINC_LEVEL1.LWIN</code> samples.
		0 Not Exceeded
		1 Exceeded
16 (R/W1C)	MAX0	Maximum for Secondary Filter 0 Status. The <code>SINC_STAT.MAX0</code> bit indicates whether the output of the secondary SINC filter 0 exceeded its maximum amplitude and duration level. This bit is set (=1) if the limit is exceeded. The amplitude limit is specified by the <code>SINC_LIMIT0.LMAX</code> bits. The duration limit is specified in terms of an excursion count and window for the filter group to which the filter is assigned by the <code>SINC_CTL.EN0</code> bits. For group 0, the duration limit is <code>SINC_LEVEL0.LCNT</code> counts within a window of <code>SINC_LEVEL0.LWIN</code> samples. For group 1, the duration limit is <code>SINC_LEVEL1.LCNT</code> counts within a window of <code>SINC_LEVEL1.LWIN</code> samples.
		0 Not Exceeded
		1 Exceeded
15 (R/NW)	GLIM0	Group 0 Limit Status. The <code>SINC_STAT.GLIM0</code> indicates status for an amplitude and duration limit of secondary SINC filters assigned to group 0. This bit is set (=1) if any limit specified by registers <code>SINC_LIMIT3</code> , <code>SINC_LIMIT2</code> , <code>SINC_LIMIT1</code> , or <code>SINC_LIMIT0</code> , within the duration count and window specified by bits <code>SINC_LEVEL1.LCNT</code> and <code>SINC_LEVEL1.LWIN</code> are exceeded. To identify the offending secondary SINC filter, examine the filters status bits <code>SINC_STAT.MAX3</code> , <code>SINC_STAT.MAX2</code> , <code>SINC_STAT.MAX1</code> , <code>SINC_STAT.MAX0</code> , <code>SINC_STAT.MIN3</code> , <code>SINC_STAT.MIN2</code> , <code>SINC_STAT.MIN1</code> and <code>SINC_STAT.MAX0</code> according to the group 0 assignments in the <code>SINC_CTL</code> register.
		0 Not Exceeded
		1 Exceeded

Table 30: SINC_STAT Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration
14 (R/NW)	GSAT0	Group 0 Saturation Status. The <code>SINC_STAT.GSAT0</code> indicates status for the output saturation bit of primary SINC filters assigned to group 0. The bit is set (=1) if any filter of group 0 has its saturation status bit set (=1). To identify the offending SINC primary filter, examine bits <code>SINC_STAT.PSAT3</code> , <code>SINC_STAT.PSAT2</code> , <code>SINC_STAT.PSAT1</code> , and <code>SINC_STAT.PSAT0</code> according to the group 0 assignments specified by the <code>SINC_CTL.EN3</code> , <code>SINC_CTL.EN2</code> , <code>SINC_CTL.EN1</code> , and <code>SINC_CTL.EN0</code> bits.
		0 Not Set
		1 Set
13 (R/W1C)	PCNT0	Primary (Filter) Count for Group 0 Status. The <code>SINC_STAT.PCNT0</code> indicates status for the output count of primary SINC filters assigned to group 0. The bit is set (=1) each time the modulo number of outputs (specified by the <code>SINC_LEVEL0.PCNT</code> bits) has been transferred for each primary SINC filter assigned to group 0. Each count in <code>SINC_LEVEL0.PCNT</code> corresponds to one complete set or vector of samples from all SINC filter pairs assigned to group 1. For example, if group 0 is assigned three SINC filters pairs 0, 1, and 3, and <code>SINC_LEVEL0.PCNT</code> is set to 5, then this status bit is set after the transfer of every 5th complete sample vector, comprising $3 \times 5 = 15$ data samples. This bit asserts when the memory transfer on the system SCB fabric is complete, and a valid SCB write data response is received by the SINC filter unit. If this status bit and bit <code>SINC_CTL.EPCNT0</code> are set (=1), the <code>SINC_DATA0</code> trigger is asserted. Write 1 to clear.
		0 Not Reached
		1 Reached
12 (R/W1C)	FOVF0	FIFO Overflow for Group 0 Status. The <code>SINC_STAT.FOVF0</code> indicates status for the data output FIFO bit of primary SINC filters assigned to group 0. This bit is set (= 1) if the output FIFO for any filter in group 0 overflows due to slow SCB fabric response. The FIFO for each primary SINC filter contains two data sample locations. An overflow occurs if a third data sample is generated before the first sample's data is transferred into the SCB fabric write data channel. After any overflow signaled by this bit occurs, all further SCB transmissions generated by group 1 are UNSPECIFIED until all SINC filters of the group are shut down and restarted. Clearing this status bit (=0) alone is not sufficient to re-sync the DMA stream. Write 1 to clear. If this status bit and bit <code>SINC_CTL.EFOVF0</code> are set (=1), the <code>SINC_STAT</code> interrupt is asserted.
		0 No Overflow
		1 Overflow

Table 30: SINC_STAT Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration
11 (R/W1C)	PFAB0	Primary (Filter) Fabric Error for Group 0 Status. The <code>SINC_STAT.PFAB0</code> indicates error status for the output of any primary SINC filter assigned to group 0. The bit is set (=1) if the SCB fabric provides a write error response for a filter output transfer associated with group 0, or if an overrun occurs for a filter in group 0. An interrupt is requested whenever this bit is =1 (not maskable).
		0 Disabled
		1 Enabled
3 (R/W1C)	MIN3	Minimum for Secondary Filter 3 Status. The <code>SINC_STAT.MIN3</code> bit indicates whether the output of the secondary SINC filter 3 exceeded its minimum amplitude and duration level. This bit is set (=1) if the limit is exceeded. The amplitude limit is specified by the <code>SINC_LIMIT3.LMIN</code> bits. The duration limit is specified in terms of an excursion count and window for the filter group to which the filter is assigned by the <code>SINC_CTL.EN3</code> bits. For group 0, the duration limit is <code>SINC_LEVEL0.LCNT</code> counts within a window of <code>SINC_LEVEL0.LWIN</code> samples. For group 1, the duration limit is <code>SINC_LEVEL1.LCNT</code> counts within a window of <code>SINC_LEVEL1.LWIN</code> samples.
		0 Not Exceeded
		1 Exceeded
2 (R/W1C)	MIN2	Minimum for Secondary Filter 2 Status. The <code>SINC_STAT.MIN2</code> bit indicates whether the output of the secondary SINC filter 2 exceeded its minimum amplitude and duration level. This bit is set (=1) if the limit is exceeded. The amplitude limit is specified by the <code>SINC_LIMIT2.LMIN</code> bits. The duration limit is specified in terms of an excursion count and window for the filter group to which the filter is assigned by the <code>SINC_CTL.EN2</code> bits. For group 0, the duration limit is <code>SINC_LEVEL0.LCNT</code> counts within a window of <code>SINC_LEVEL0.LWIN</code> samples. For group 1, the duration limit is <code>SINC_LEVEL1.LCNT</code> counts within a window of <code>SINC_LEVEL1.LWIN</code> samples.
		0 Not Exceeded
		1 Exceeded

Table 30: SINC_STAT Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration
1 (R/W1C)	MIN1	<p>Minimum for Secondary Filter 1 Status.</p> <p>The <code>SINC_STAT.MIN1</code> bit indicates whether the output of the secondary SINC filter 1 exceeded its minimum amplitude and duration level. This bit is set (=1) if the limit is exceeded.</p> <p>The amplitude limit is specified by the <code>SINC_LIMIT1.LMIN</code> bits. The duration limit is specified in terms of an excursion count and window for the filter group to which the filter is assigned by the <code>SINC_CTL.EN1</code> bits.</p> <p>For group 0, the limit is <code>SINC_LEVEL0.LCNT</code> counts within a window of <code>SINC_LEVEL0.LWIN</code> samples.</p> <p>For group 1, the limit is <code>SINC_LEVEL1.LCNT</code> counts within a window of <code>SINC_LEVEL1.LWIN</code> samples.</p>
		0 Not Exceeded
		1 Exceeded
0 (R/W1C)	MIN0	<p>Minimum for Secondary Filter 0 Status.</p> <p>The <code>SINC_STAT.MIN0</code> bit indicates whether the output of the secondary SINC filter 0 exceeded its minimum amplitude and duration level. This bit is set (=1) if the limit is exceeded.</p> <p>The amplitude limit is specified by the <code>SINC_LIMIT0.LMIN</code> bits. The duration limit is specified in terms of an excursion count and window for the filter group to which the filter is assigned by the <code>SINC_CTL.EN0</code> bits.</p> <p>For group 0, the limit is <code>SINC_LEVEL0.LCNT</code> counts within a window of <code>SINC_LEVEL0.LWIN</code> samples.</p> <p>For group 1, the limit is <code>SINC_LEVEL1.LCNT</code> counts within a window of <code>SINC_LEVEL1.LWIN</code> samples.</p>
		0 Not Exceeded
		1 Exceeded

