SC1000-Family Program-Memory Bus Activity

StarCore LLC 8303 Mopac Expy, Ste A400 Austin, TX 78759, USA Phone: +1-512-682-8500 Fax: +1-512-682-8699

Email: support@starcore-dsp.com Web: www.starcore-dsp.com



© 2003 StarCore LLC. All rights reserved.

This document contains information on a new product or service. Specifications and information herein are subject to change without notice.

LICENSOR is StarCore LLC. LICENSOR reserves the right to make changes without further notice to any product or service included and covered hereby. LICENSOR makes no warranty, representation, or guarantee regarding the suitability of its products or services for any particular purpose, nor does LICENSOR assume any liability arising out of the application or use of any product or service, and specifically disclaims any and all liability, including, by way of example and is not limitation, direct, indirect, incidental, consequential, exemplary, punitive, or any other similar damages, such as: loss of profits and loss of business opportunity. "Typical" parameters, which may be provided in LICENSOR data sheets and/or specifications, can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "Typicals," must be validated for each customer application by customer's technical experts. By selling or licensing a product or service, LICENSOR neither grants nor conveys any right or license under LICENSOR's patents or other rights (nor under the rights of others) to perform a method using the product or service, to modify the product or service, to combine the product or service with another product or service, or to reconstruct the product or service. LICENSOR products are not designed, intended, or authorized for use as components in systems intended for surgical implant into a body, or in other applications intended to support life, or in any other application in which the failure of the LICENSOR product could create a situation where personal injury or death may occur. If Buyer purchases, resells, distributes or uses any LICENSOR product for any such unintended or unauthorized application or use, then Buyer shall indemnify and hold LICENSOR and its directors, officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application or use, even if such claim alleges that LICENSOR was negligent regarding the design or manufacture of the product.

StarCore is a trademark of StarCore LLC. All trade names, trademarks, and service marks are the property of their respective owners.

Table of Contents

Overview	
overview	
Chapter 2 How the PSEQ Works	
Overview	. 7
Fetch Sets	. 8
Fetch Buffers	. 9
PSEQ Behavioral Example	11
Chapter 3 Examples—General Sequential Flow	
Overview	15
About the Examples	16
One-Word VLESes	17
Eight-Word VLESes That Are Fetch-Set Aligned	19
Eight-Word VLESes That Are Fetch-Set Unaligned	21
Chapter 4 Examples—General Change of Flow	
Overview	23
Change of Flow to a VLES That Is Contained in a Fetch Set	24
Change of Flow to a VLES That Crosses a Fetch-Set Boundary	26
Chapter 5 Examples—Long Loops	
Overview	29
Eight-Word Long Loop—First VLES Is Contained in a Fetch Set	30
Eight-Word Long Loop—First VLES Crosses a Fetch-Set Boundary	32
Thirty-two—Word Long Loop—First VLES Is Contained in a Fetch Set	34
Thirty-two—Word Long Loop—First VLES Crosses a Fetch-Set Boundary	37
Chapter 6 Examples—Short Loops	
Overview	41
Eight-Word Short Loop—First VLES Is Contained in a Fetch Set	42
Eight-Word Short Loop—First VLES Crosses a Fetch Set Boundary	44
Five-Word Short Loop—First VLES Is Contained in a Fetch Set	46
Five-Word Short Loop—First VLES Crosses a Fetch-Set Boundary	48
Sixteen-Word Short Loop—First VLES Is Contained in a Fetch Set	50
Sixteen-Word Short Loop—First VLES Crosses a Fetch-Set Boundary	52

10014-01

Chapter 1: Introduction

Overview

Purpose This application note explains how the StarCore™ SC1000-family DSP cores use

the program-memory address and data buses and a five-stage pipeline to fetch and dispatch instructions. This note describes the behavior of the cores from a programming-model perspective only; it doesn't detail the inner workings of the pipeline. Using the information in this note, you can improve assembly-code performance, reduce power consumption, and further decrease the likelihood of

memory-access conflicts.

Primary audience This application note is for individuals who write assembly-language programs

for the SC1000-family DSP cores.

For more information on the SC1000-family core pipeline, as well as short and long hardware loops, see the SC1200 DSP Core Reference Manual (document

number 10000) or the SC1400 DSP Core Reference Manual (document

number 10001).

Chapter 2: How the PSEQ Works

Overview

Introduction

This chapter introduces several important terms and describes the process the SC1000-family DSP cores use to fetch and dispatch instructions.

Variable-length execution sets

On the StarCore DSP cores, a group of instructions that execute simultaneously is called a *variable-length execution set*, or *VLES*. In assembly code, a VLES appears as either several instructions on the same line or a group of instructions enclosed in brackets.

Pipeline stages

The SC1000-family DSP cores process VLESes using a five-stage pipeline:

Stage	Name
1	Prefetch
2	Fetch
3	Dispatch
4	Address generation
5	Execution

Program sequencer unit

The *program sequencer unit (PSEQ)* is the logical unit that handles the prefetch, fetch, and dispatch stages.

In this chapter

This chapter covers the following topics:

Торіс	Page
Fetch Sets	8
Fetch Buffers	9
PSEQ Behavioral Example	11



Fetch Sets

Fetch sets

A fetch set is a series of instruction words in program memory that


- The DSP core reads from the program-memory data bus (PDB) during the fetch stage
- Is 128 bits (eight 16-bit words) long
- Is naturally aligned on an eight-word boundary

VLES alignment in fetch sets

Because the SC1000 architecture doesn't restrict the alignment of the start of a VLES, a VLES can start at any word in a fetch set and extend over the eight-word fetch-set boundary.

Example: Fetch sets

This is an example of two fetch sets in memory that contain five VLESes, labeled A, B, C, D, and E:




VLES A contains three 16-bit instructions. VLES B contains a single 32-bit instruction. VLES C contains three instructions—two 16-bit instructions and one 32-bit instruction that crosses a fetch-set boundary. VLES D contains four 16-bit instructions. VLES E contains two 16-bit instructions and a 16-bit prefix (Pre E).

Fetch Buffers

Fetch buffers

To ensure that the PSEQ dispatches instructions in a VLES with minimal timing penalties, the fetch stage contains four 128-bit fetch buffers: a primary buffer, F0, and three secondary buffers, F1 through F3.



Buffer and VLES characteristics

To understand how the PSEQ performs dispatching, it's helpful to keep the following characteristics of fetch buffers and VLESes in mind:

- The start of the current VLES used in the dispatch stage is always located in the primary buffer.
- Because the instruction-grouping rules limit a VLES to eight words, a VLES that extends beyond the primary buffer never extends beyond the secondary buffer F1.

How dispatching works

This table explains what the PSEQ does in the dispatch stage under various conditions:

When	Then the PSEQ
A VLES that's being dispatched extends beyond the primary buffer	Continues to parse instruction words using secondary buffer F1
A VLES that's being dispatched ends on the last word of the primary buffer or extends beyond the end of the primary buffer	Marks the primary buffer's contents as <i>invalid</i>
The contents of the primary buffer are invalid, or a VLES extends beyond the primary buffer but the secondary buffer F1 is invalid (as in the case of a change-of-flow to a VLES that spans the fetch-set boundary)	Suspends activity in the dispatch stage until the contents of the required buffers become valid

How the PSEQ resolves invalid fetch buffers

The PSEQ resolves invalid fetch buffers by transferring data in order from valid higher-numbered fetch buffers to lower-numbered invalid buffers and requesting the next fetch buffer in the program flow from memory. The PSEQ issues the address of the next fetch set to the program-memory address bus in the prefetch stage. In the next cycle, the fetch stage captures the resulting data on the program-memory data bus and routes it to the lowest-numbered invalid fetch buffer.


PSEQ Behavioral Example

Introduction

The multicycle example in this section illustrates the behavior of the PSEQ with regard to the program-memory address bus (PAB), program-memory data bus (PDB), fetch buffers, and dispatcher. This example assumes that all of the fetch buffers are invalid at the start (a valid assumption assuming that a change-of-flow instruction has just executed). In this example, a VLES is represented by the letter V and a number (for example, V3).


Cycle N

In cycle N, all fetch buffers are invalid. To resolve the invalid state, the prefetch stage issues a fetch-set address to the PAB. The address is for the fetch set that contains the next VLES to be executed. The PSEQ suspends activity in the fetch and dispatch pipeline stages until valid data is available in the fetch buffers.



Cycle N + 1


In cycle N+1, the PDB receives the program data for the fetch set requested in cycle N. The fetch stage routes this data to the lowest-numbered invalid fetch buffer—in this case, F0, the primary buffer. The other three fetch buffers are still invalid, so the prefetch stage issues the address of the next fetch set to the PAB. The dispatch stage remains suspended while the primary buffer is loaded from the PDB.



StarCore LLC Confidential


Cycle N + 2

In cycle N+2, the primary buffer now contains a valid fetch set. The dispatch stage extracts the VLES starting at the program counter, or PC, (V1) and begins the process of dispatching for execution. Because the next VLES (V2) starts in the primary buffer, the buffer is still considered valid. The fetch stage routes the incoming data from the PDB to the lowest invalid fetch buffer (F1). The prefetch stage detects that invalid fetch buffers remain and issues the next fetch-set address to the PAB.




Cycle N + 3

In cycle N + 3, the dispatcher extracts VLES V2. Because the next VLES (V3) starts in the primary buffer, the buffer is still considered valid. The fetch stage routes the incoming data from the PDB to the lowest invalid fetch buffer (F2). The prefetch stage detects that a fetch buffer is invalid and issues the next fetch-set address to the PAB.




Cycle N + 4

In cycle N + 4, the dispatcher extracts VLES V3. V3 starts in the primary buffer and finishes in secondary buffer F1. The fetch stage routes the incoming data from the PDB to the lowest invalid fetch buffer (F3). Because the next VLES starts in a secondary buffer, the fetch stage also marks the primary buffer as invalid. With no secondary fetch buffers remaining to fill, the prefetch stage has nothing to do.



Cycle N + 5


In cycle N + 5, the PSEQ resolves the invalid state of the primary buffer by moving the contents of secondary buffer F1 into F0, the contents of F2 into F1, and the contents of F3 into F2. This leaves secondary buffer F3 invalid. The dispatcher extracts VLES V4 from the primary buffer. No program data was requested in the previous cycle, so there is no data to route from the PDB. Because the next VLES starts in the primary buffer, the primary buffer remains valid. The prefetch stage detects that a fetch buffer is invalid and issues the address of the next fetch set to the PAB.



StarCore LLC Confidential


Cycle N + 6

In cycle N + 6, the dispatcher extracts VLES V5. The primary buffer remains valid. The PSEQ routes incoming data from the PDB to secondary buffer F3. No buffers are now invalid, so the prefetch stage is idle.



Cycle N + 7

In cycle N + 7, the dispatcher extracts VLES V6. The next VLES (V7) starts in secondary buffer F1, so the PSEQ marks the primary buffer as invalid. There is no incoming data to route from the PDB. The prefetch stage is idle because no buffer is invalid.



Chapter 3: Examples—General Sequential Flow

Overview

Introduction

This chapter and the next three chapters provide examples of program-memory bus activity based on the execution of actual code. These examples cover the corner cases and allow you to extrapolate other cases. For information on how to interpret these examples, see "About the Examples" on page 16.

This chapter gives examples of sequential program flow.

What to notice

The examples in this chapter illustrate the following points:

- Because code isn't typically composed of only eight-word VLESes, every cycle doesn't necessarily require a program-memory access. If the code is composed of only single-word VLESes, the core accesses program memory only once every eight cycles.
- Because activity on the program-memory buses is typically a couple of VLESes ahead of the current execution point, you can't use program-memory bus activity to isolate real-time debugging information without some postprocessing.

In this chapter

This chapter covers the following topics:

Торіс	Page
About the Examples	16
One-Word VLESes	17
Eight-Word VLESes That Are Fetch-Set Aligned	19
Eight-Word VLESes That Are Fetch-Set Unaligned	21



About the Examples

Introduction

This section provides important information about the examples in this chapter and the next three chapters.

Code

Each example begins with a code listing. A comment next to each VLES provides a unique VLES reference number and the program-memory address at which the VLES is located:

move.w #01,d1 ; V1, address 1000h

Bus activity

Each example ends with a table. Each row of the table shows the programmemory bus activity produced by the code in a given clock cycle, as well as the value of the program counter (PC) and the stage of execution of each VLES that's in the pipeline.

	1					2					3		4	5
Cycle	PAB				P	DB				PC	VLES	VI	ES	VLES
0	1000h	_	_	_	_	_	_	_	_					
1	1010h	V8	V7	V6	V5	V4	V3	V2	V1					
2	1020h					V12	V11	V10	V9	1000	า V1			

The numbers above the column headings indicate the associated pipeline stage, as defined in "Pipeline stages" on page 7.

Bus-activity columns

This table describes the information in each column of the bus-activity tables:

Column	Description
PAB	The address present on the program-memory address bus (prefetch stage)
PDB	The data (VLESes) present on the program-memory data bus (fetch stage). A series of dashes indicates that there is no bus activity. Alternating gray and white areas represent separate VLESes. Dark gray areas represent valid instruction words that are defined outside the scope of the example code listing.
PC	The value of the program counter (dispatch stage)
VLES	The VLES being handled by the indicated stage (dispatch, address generation, and execution stages)

One-Word VLESes

Code The following code consists of only one-word VLESes:

```
align 16
OneWordVlesOnly:
   move.w #01,d1
                     ; V1, address 1000h
   move.w #02,d2
                    ; V2, address 1002h
   move.w #03,d3
                    ; V3, address 1004h
   cmpeq.w #06,d1
                   ; V4, address 1006h
   bt <D1Select
                     ; V5, address 1008h
   cmpeq.w #01,d2
                     ; V6, address 100Ah
                     ; V7, address 100Ch
   bt <D2Select
                     ; V8, address 100Eh
    cmpeq.w #02,d3
   bt <D3Select
                     ; V9, address 1010h
    inc d1
                     ; V10, address 1012h
    inc d2
                     ; V11, address 1014h
    inc d3
                     ; V12, address 1016h
    cmpeq.w #05,d1
                     ; V13, address 1018h
   bt <D1Select
                     ; V14, address 101Ah
    cmpeq.w #02,d2
                     ; V15, address 101Ch
                     ; V16, address 101Eh
   bt <D2Select
                     ; V17, address 1020h
   cmpeq.w #02,d3
   bt <D3Select
                     ; V18, address 1022h
                     ; V19, address 1024h
    inc d1
    inc d2
                     ; V20, address 1026h
    inc d3
                     ; V21, address 1028h
    cmpeq.w #05,d1
                    ; V22, address 102Ah
   bt <D1Select
                     ; V23, address 102Ch
   cmpeq.w #02,d2
                    ; V24, address 102Eh
   bt <D2Select
                     ; V25, address 1030h
                    ; V26, address 1032h
    cmpeq.w #02,d3
   bt <D3Select
                     ; V27, address 1034h
    inc d1
                     ; V28, address 1036h
    inc d2
                     ; V29, address 1038h
    inc d3
                     ; V30, address 103Ah
    cmpeq.w #05,d1
                     ; V31, address 103Ch
   bt <D1Select
                     ; V32, address 103Eh
    nop
                     ; V33, address 1040h
                     ; V34, address 1042h
    nop
```

StarCore LLC Confidential

Notice that once the fetch buffers have been filled, the core accesses program memory only once every eight cycles.

	1	2						3	4	5		
Cycle	PAB			ΡI	DВ				PC	VLES	VLES	VLES
0	1000h		-	-	-	-	-	-				
1	1010h	V8 V7	7 V6	V5	V4	V3	V2	V1				
2	1020h	V16 V1	5 V14	V13	V12	V11	V10	V9	1000h	V1		
3	1030h	V24 V2	3 V22	V21	V20	V19	V18	V17	1002h	V2	V1	
4		V32 V3	1 V30	V29	V28	V27	V26	V25	1004h	V3	V2	V1
5			_	_	_	_	_	-	1006h	V4	V3	V2
6			_	_	_	_	_	-	1008h	V5	V4	V3
7			_	_	_	_	_	-	100Ah	V6	V5	V4
8			_	_	_	_	_	-	100Ch	V7	V6	V5
9			_	_	_	_	_	-	100Eh	V8	V7	V6
10	1040h		_	_	_	_	_	-	1010h	V9	V8	V7
11							V34	V33	1012h		V9	V8
12			_	_	_	-	-	-	1014h		V10	V9
13			_	_	_	_	_	-	1016h		V11	V10
14			-	-	-	-	-	-	1018h	V13	V12	V11
15			-	-	-	-	-	-	101Ah	V14	V13	V12
16			-	-	-	-	-	-	101Ch	V15	V14	V13
17			-	-	-	-	-	-	101Eh	V16	V15	V14
18	1050h		-	-	-	-	-	-	1020h	V17	V16	V15
19									1022h	V18	V17	V16
20			-	-	-	-	-	-	1024h	V19	V18	V17
21			-	-	-	-	-	-	1026h		V19	V18
22			_	_	_	_	_	-	1028h	V21	V20	V19
23			_	_	_	_	_	_	102Ah	V22	V21	V20
24			_	_	_	_	_	_	102Ch	V23	V22	V21
25			_	_	_	_	_	_	102Eh	V24	V23	V22
26	1060h		_	_	_	_	_	_	1030h	V25	V24	V23
27									1032h	V26	V25	V24
28			-	-	-	-	-	-	1034h	V27	V26	V25
29			-	-	-	-	-	-	1036h	V28	V27	V26
30			-	_	_	_	-	_	1038h		V28	V27
31			_	_	_	_	_	_	103Ah	V30	V29	V28
32			_	_	_	_	_	_	103Ch	V31	V30	V29
33			_	_	_	_	_	_	103Eh	V32	V31	V30
34	1070h		_	_	_	_	_	_	1040h	V33	V32	V31
35									1042h	V34	V33	V32

Eight-Word VLESes That Are Fetch-Set Aligned

Code

The following code consists of only eight-word VLESes that are fetch-set aligned (the address of each VLES is a multiple of 16):

```
align 16
AlignedEightWordVlesOnly:
    [
        tfr d0,d4
                                            ; V1, address 1000h
        sub d1, d1, d1
        sub d2, d2, d2
        move.1 #INPUT, r8
    ]
        sub d3, d3, d3
                                            ; V2, address 1010h
        sub d5, d5, d5
        sub d0, d0, d0
        move.1 #OUTPUT, r9
    ]
    [
        tfr d0,d4
                                            ; V3, address 1020h
        sub d1, d1, d1
        sub d2, d2, d2
        move.l #INPUT, r10
    ]
        mac d0, d0, d8
                                            ; V4, address 1030h
        mac d1,d1,d9
        mac d2, d2, d10
        mac d3, d3, d11
        move.4f (r8)+,d0:d1:d2:d3
        moves.4f d0:d1:d2:d3, (r9) +
    ]
        sub #1,d4
                                            ; V5, address 1040h
        inc d5
        tfr d2,d6
        tfr d3,d7
        move.4f (r8)+,d12:d13:d14:d15
        moves.4f d12:d13:d14:d15, (r9)+
    ]
    [
                                            ; V6, address 1050h
        mac d0, d12, d8
        mac d1,d13,d9
        cmpeq.w #$1fff,d4
        move.4f (r8)+,d0:d1:d2:d3
        moves.4f d0:d1:d2:d3, (r9) +
    ]
```

StarCore LLC Confidential 19

```
[
    tfrt d0,d5
                                      ; V7, address 1060h
    mac d6,d14,d10
    mac d7,d15,d11
    mac d10,d11,d7
    move.4f (r8)+,d12:d13:d14:d15
    moves.4f d0:d1:d2:d3, (r9) +
]
[
    tfr d4,d0
                                      ; V8, address 1070h
    tfr d5,d1
    sub d2,d2,d2
    sub d3,d3,d3
    moves.4f d8:d9:d10:d11,(r10)
    rts
]
```

Notice that the core accesses program memory once per cycle.

	1		2								3	3	4	5	
Cycle	PAB				PI)B					PC	VLES	VLES	VLE	S
0	1000h	_	-	_	_	_	_	_	_						
1	1010h	V1													
2	1020h	V2	1	000h	V1										
3	1030h	V3	1	010h	V2	V1									
4	1040h	V4	1	020h	V3	V2	V1	.							
5	1050h	V5	1	030h	V4	V3	V2								
6	1060h	V6	1	040h	V5	V4	V3	;							
7	1070h	V7	1	050h	V6	V5	V4	-							
8	1080h	V8	1	060h	V7	V6	V5	i							
9	1090h									1	070h	V8	V7	V6	,

Eight-Word VLESes That Are Fetch-Set Unaligned

Code

With the exception of the first two VLESes, the following code consists of eightword VLESes that are fetch-set unaligned (the address of each VLES isn't a multiple of 16):

```
align 16
UnalignEightWordVlesOnly:
                                            ; V1, address 1000h
    nop
    nop
                                            ; V2, address 1002h
    [
        tfr d0,d4
                                            ; V3, address 1004h
        sub d1, d1, d1
        sub d2, d2, d2
        move.1 #INPUT, r8
    ]
    [
        sub d3, d3, d3
                                            ; V4, address 1014h
        sub d5, d5, d5
        sub d0, d0, d0
        move.1 #OUTPUT, r9
    ]
    tfr d0,d4
                                            ; V5, address 1024h
        sub d1, d1, d1
        sub d2, d2, d2
        move.1 #INPUT, r10
    ]
        mac d0, d0, d8
                                            ; V6, address 1034h
        mac d1, d1, d9
        mac d2, d2, d10
        mac d3, d3, d11
        move.4f (r8)+,d0:d1:d2:d3
        moves.4f d0:d1:d2:d3, (r9) +
    ]
        sub #1,d4
                                            ; V7, address 1044h
        inc d5
        tfr d2,d6
        tfr d3,d7
        move.4f (r8)+,d12:d13:d14:d15
        moves.4f d12:d13:d14:d15, (r9)+
    ]
        mac d0, d12, d8
                                            ; V8, address 1054h
        mac d1, d13, d9
        cmpeq.w #$1fff,d4
        move.4f (r8)+,d0:d1:d2:d3
        moves.4f d0:d1:d2:d3, (r9) +
    ]
```

StarCore LLC Confidential 21

```
[
      tfrt d0,d5
                                        ; V9, address 1064h
      mac d6,d14,d10
      mac d7,d15,d11
      mac d10,d11,d7
     move.4f (r8)+,d12:d13:d14:d15
      moves.4f d0:d1:d2:d3, (r9) +
  ]
  [
      tfr d4,d0
                                        ; V10, address 1074h
      tfr d5,d1
      sub d2,d2,d2
      sub d3,d3,d3
      moves.4f d8:d9:d10:d11, (r10)
      rts
]
```

Notice that even though the VLESes are fetch-set unaligned, the core still accesses program memory once per cycle.

	1		2								3		4		5
Cycle	PAB				PI	DВ				PC	,	VLES	VLES		VLES
0	1000h	-	_	_	_	_	_	_	-					Ī	
1	1010h	V.	3 V3	V3	V3	V3	V3	V2	V1					Ī	
2	1020h	V	ł V4	V4	V4	V4	V4	V3	V3	1000	h	V1		Ī	
3	1030h	V!	5 V5	V5	V5	V5	V5	V4	V4	1002	h	V2	V1	Ī	
4	1040h	V	5 V6	V6	V6	V6	V6	V5	V5	1004	h	V3	V2	Ī	V1
5	1050h	V.	7 V7	V7	V7	V7	V7	V6	V6	1014	h	V4	V3	Ī	V2
6	1060h	V	3 V8	V8	V8	V8	V8	V7	V7	1024	h	V5	V4	Ī	V3
7	1070h	V.) V9	V9	V9	V9	V9	V8	V8	1034	h	٧6	V5	Ī	V4
8	1080h	V1	0 V10	V10	V10	V10	V10	V9	V9	1044	h	V7	V6	Ī	V5
9	1090h							V10	V10	1054	h	V8	V7	Ī	V6
10	10A0h									1064	h	V9	V8	Ī	V7
11	10B0h									1074	h	V10	V9		V8

Chapter 4: Examples—General Change of Flow

Overview

Introduction

This chapter gives examples of nonsequential program flow. For information on how to interpret these examples, see "About the Examples" on page 16.

What to notice

The examples in this chapter illustrate the following points:

- All change-of-flow instructions (branches, jumps, returns, and exceptions) require multiple cycles.
- When the destination of a change of flow is a VLES that crosses a fetch-set boundary, the core introduces a one-cycle penalty.
- For all changes of flow, the core must invalidate and refill all four fetch buffers, which results in a minimum of four sequential program-memory accesses.

In this chapter

This chapter covers the following topics:

Topic	Page
Change of Flow to a VLES That Is Contained in a Fetch Set	24
Change of Flow to a VLES That Crosses a Fetch-Set Boundary	26

Change of Flow to a VLES That Is Contained in a Fetch Set

Code


24

The following code includes changes of flow (V7 and V25) to VLESes (V20 and V8) that don't cross fetch-set boundaries:

```
align 16
FunctionCallingAligned:
    move.1 #INPUT, r0
                                     ; V1, address 1000h
    move.l #INPUT+24,r1
                                     ; V2, address 1006h
    [
        push d6
                                     ; V3, address 100Ch
        push d7
    1
    di
                                      ; V4, address 1012h
    inc d15
                                     ; V5, address 1014h
                                     ; V6, address 101Ah
    ei
    bsr >AlignedSubWith128Vles
                                     ; V7, address 101Ch
        pop d6
                                      ; V8, address 1020h
        pop d7
    ]
    move.l #OUTPUT, r0
                                     ; V9, address 1026h
                                     ; V10, address 102Ch
    moves.f d0,(r0)
                                     ; V11, address 102Eh
                                      ; V12, address 1030h
    rts
    align 16
AlignedSubWith128Vles:
    [
        sub d8, d8, d8
                                     ; V20, address 1100h
        sub d9, d9, d9
        sub d10,d10,d10
        sub d11,d11,d11
        move.4f (r0)+,d0:d1:d2:d3
        move.4f (r1) + , d4:d5:d6:d7
    ]
        mac d0, d4, d8
                                     ; V21, address 1110h
        mac d0, d5, d9
        mac d1, d6, d10
        mac d2, d7, d11
        move.4f (r0)+,d0:d1:d2:d3
        move.4f (r1)+,d4:d5:d6:d7
    1
    Γ
                                     ; V22, address 1120h
        mac d0, d4, d8
        mac d0, d5, d9
        mac d1, d6, d10
        mac d2, d7, d11
        move.4f (r0)+,d0:d1:d2:d3
        move.4f (r1)+,d4:d5:d6:d7
    ]
```

```
[
    mac d0, d4, d8
                                   ; V23, address 1130h
    mac d0, d5, d9
    mac d1, d6, d10
    mac d2,d7,d11
]
    add d8, d9, d9
                                   ; V24, address 113Ch
    add d10,d11,d11
]
Γ
    add d9,d11,d0
                                   ; V25, address 1144h
    rts
]
```

Notice that a change-of-flow instruction requires multiple cycles because the core must invalidate and refill its fetch buffers. In this example, the BSR instruction requires 4 cycles and the RTS instruction requires 3 cycles.



Change of Flow to a VLES That Crosses a Fetch-Set Boundary


Code

The following code includes changes of flow (V6 and V25) to VLESes (V20 and V7) that cross fetch-set boundaries:

```
align 16
FunctionCallingUnalign:
    move.1 #INPUT, r0
                                     ; V1, address 1000h
    move.l #INPUT+24,r1
                                     ; V2, address 1006h
    [
        push d6
                                     ; V3, address 100Ch
        push d7
    ]
    di
                                     ; V4, address 1012h
    inc d15
                                     ; V5, address 1014h
    bsr >UnalignSubWith128Vles
                                     ; V6, address 101Ah
                                     ; V7, address 101Eh
        pop d6
        pop d7
    ]
    move.l #OUTPUT,r0
                                     ; V8, address 1024h
                                     ; V9, address 102Ah
                                     ; V10, address 102Ch
    moves.f d0, (r0)
                                     ; V11, address 102Eh
    rts
    align 16
UnalignSubWith128Vles:
        sub d8, d8, d8
                                    ; V20, address 1108h
        sub d9, d9, d9
        sub d10,d10,d10
        sub d11, d11, d11
        move.4f (r0)+,d0:d1:d2:d3
        move.4f (r1)+,d4:d5:d6:d7
    ]
        mac d0, d4, d8
                                     ; V21, address 1118h
        mac d0, d5, d9
        mac d1, d6, d10
        mac d2,d7,d11
        move.4f (r0)+,d0:d1:d2:d3
        move.4f (r1)+,d4:d5:d6:d7
    1
    [
                                     ; V22, address 1128h
        mac d0, d4, d8
        mac d0, d5, d9
        mac d1, d6, d10
        mac d2, d7, d11
        move.4f (r0)+,d0:d1:d2:d3
        move.4f (r1) + , d4:d5:d6:d7
    ]
```

```
[
    mac d0, d4, d8
                                   ; V23, address 1138h
    mac d0, d5, d9
    mac d1, d6, d10
    mac d2,d7,d11
]
    add d8, d9, d9
                                   ; V24, address 1144h
    add d10,d11,d11
]
[
    add d9,d11,d0
                                   ; V25, address 114Ch
    rts
]
```

Notice that a change of flow to a VLES that crosses a fetch-set boundary introduces an additional one-cycle penalty.



Chapter 5: Examples—Long Loops

Overview

Introduction

This chapter gives examples of long loops. For information on how to interpret these examples, see "About the Examples" on page 16.

Long loops

A *long loop* is a hardware-controlled loop that consists of three or more VLESes.

What to notice

The examples in this chapter illustrate the following points:

- Long loops require program-memory bus activity.
- For long loops, the core doesn't introduce any minimum timing penalty, like it does for other changes of flow.
- For long loops in which the first VLES crosses a fetch-set boundary, the core introduces a one-cycle penalty. This is similar to the one-cycle penalty imposed when the destination of a change of flow is a VLES that crosses a fetch-set boundary (see "Change of Flow to a VLES That Crosses a Fetch-Set Boundary" on page 26).
- Because of the change of flow that occurs when one iteration of a long loop ends and another iteration begins, the core must invalidate and refill all four fetch buffers, which results in a minimum of four sequential program-memory accesses.
- For long loops that occupy three or fewer fetch sets, the core fetches some sets that it never uses.

In this chapter

This chapter covers the following topics:

Торіс	Page
Eight-Word Long Loop—First VLES Is Contained in a Fetch Set	30
Eight-Word Long Loop—First VLES Crosses a Fetch-Set Boundary	32
Thirty-two-Word Long Loop—First VLES Is Contained in a Fetch Set	34
Thirty-two-Word Long Loop—First VLES Crosses a Fetch-Set Boundary	37

Eight-Word Long Loop—First VLES Is Contained in a Fetch Set

Code

The following code includes a four-VLES (V7–V10), eight-word long loop in which the first VLES (V7) is contained in a fetch set:

```
align 16
FetchContainedFourVlesLoop 128bit:
    [
        dosetup0 LoopA
                                      ; V1, address 1000h
        doen0 #7
    1
    move.l #INPUT,r0
                                      ; V2, address 1008h
    move.l #INPUT+4,r1
                                      ; V3, address 100Eh
    move.l #OUTPUT,r7
                                     ; V4, address 1014h
    move.1 #OUTPUT+4,r3
                                      ; V5, address 101Ah
        move.4f (r0)+,d0:d1:d2:d3
                                   ; V6, address 1020h
        move.4f (r1)+,d4:d5:d6:d7
LoopA:
    loopstart0
    [
                                      ; V7, address 1024h
        add d0, d4, d8
        moves.4f d0:d1:d2:d3, (r7) +
    moves.4f d4:d5:d6:d7,(r3)+
                                      ; V8, address 102Ch
    move.4f (r0)+,d0:d1:d2:d3
                                      ; V9, address 1030h
    move.4f (r1)+,d4:d5:d6:d7
                                      ; V10, address 1032h
    loopend0
        add d0, d4, d8
                                      ; V11, address 1034h
        add d1, d5, d9
        add d2, d6, d10
        add d3, d7, d11
        moves.4f d0:d1:d2:d3, (r7) +
        moves.4f d4:d5:d6:d7, (r3) +
    ]
                                      ; V12, address 1044h
   rts
```

Notice that the core doesn't introduce any timing penalties because the first VLES in the loop doesn't cross a fetch-set boundary. Also notice that, because the loop occupies three or fewer fetch sets, the core fetches some sets that it never uses.

	1	2						3		4	5		
Cycle	PAB				PΙ	DВ				PC	VLES	VLES	VLES
0	1000h	-	-	_	_	_	_	_	_				
1	1010h	V3	V2	V2	V2	V1	V1	V1	V1				
2	1020h	V5	V5	V5	V4	V4	V4	V3	V3	1000h	V1		
3	1030h	V8	V8	V7	V7	V7	V7	V6	V6	1008h	V2	V1	
4		V11	V11	V11	V11	V11	V11	V10	V9	100Eh	V3	V2	V1
5	1040h	_	_	_	_	_	_	_	-	1014h	V4	V3	V2
6							V12	V11	V11	101Ah	V5	V4	V3
7	1050h	_	_	_	_	_	_	_	-	1020h	V6	V5	V4
8										1024h	V7	V6	V5
9		_	_	_	_	_	_	_	-	102Ch	V8	V7	V6
10	1020h	_	_	_	_	_	_	_	-	1030h	V9	V8	V7
11	1030h	V8	V8	V7	V7	V7	V7	V6	V6	1032h	V10	V9	V8
12	1040h	V11	V11	V11	V11	V11	V11	V10	V9	1024h	V7	V10	V9
13	1050h						V12	V11	V11	102Ch	V8	V7	V10
14	1020h									1030h	V9	V8	V7
15	1030h	V8	V8	V7	V7	V7	V7	V6	V6	1032h	V10	V9	V8
16	1040h	V11	V11	V11	V11	V11	V11	V10	V9	1024h	V7	V10	V9
17	1050h						V12	V11	V11	102Ch	V8	V7	V10
18	1020h									1030h	V9	V8	V7
19	1030h	V8	V8	V7	V7	V7	V7	V6	V6	1032h	V10	V9	V8
20	1040h	V11	V11	V11	V11	V11	V11	V10	V9	1024h	V7	V10	V9
21	1050h						V12	V11	V11	102Ch	V8	V7	V10
22	1020h									1030h	V9	V8	V7
23	1030h	V8	V8	V7	V7	V7	V7	V6	V6	1032h	V10	V9	V8
24	1040h	V11	V11	V11	V11	V11	V11	V10	V9	1024h	V7	V10	V9
25	1050h						V12	V11	V11	102Ch	V8	V7	V10
26	1020h									1030h	V9	V8	V7
27	1030h	V8	V8	V7	V7	V7	V7	V6	V6	1032h	V10	V9	V8
28	1040h	V11	V11	V11	V11	V11	V11	V10	V9	1024h	V7	V10	V9
29	1050h						V12	V11	V11	102Ch	V8	V7	V10
30	1020h									1030h	V9	V8	V7
31	1030h	V8	V8	V7	V7	V7	V7	V6	V6	1032h	V10	V9	V8
32	1040h	V11	V11	V11	V11	V11	V11	V10	V9	1024h	V7	V10	V9
33	1050h						V12	V11	V11	102Ch	V8	V7	V10
34	1060h									1030h	V9	V8	V7
35										1032h	V10	V9	V8
36		_	Ξ	_	_	_	_	_	_	1034h	V11	V10	V9
37		-	_	_	-	_	-	_	_	1044h	V12	V11	V10

Eight-Word Long Loop—First VLES Crosses a Fetch-Set Boundary

Code

The following code includes a four-VLES (V10–V13), eight-word long loop in which the first VLES (V10) crosses a fetch-set boundary:

```
align 16
FetchCrossingFourVlesLoop 128bit:
    [
        dosetup0 LoopA
                                      ; V1, address 1000h
        doen0 #7
    1
    move.l #INPUT,r0
                                      ; V2, address 1008h
    move.l #INPUT+4,r1
                                      ; V3, address 100Eh
    move.l #OUTPUT, r7
                                      ; V4, address 1014h
    move.1 #OUTPUT+4,r3
                                      ; V5, address 101Ah
        move.4f (r0)+,d0:d1:d2:d3
                                      ; V6, address 1020h
        move.4f (r1)+,d4:d5:d6:d7
    ]
                                      ; V7, address 1024h
    nop
                                      ; V8, address 1026h
    nop
                                      ; V9, address 1028h
    nop
LoopA:
    loopstart0
        add d0, d4, d8
                                      ; V10, address 102A
        moves.4f d0:d1:d2:d3,(r7)+
    moves.4f d4:d5:d6:d7,(r3)+
                                      ; V11, address 1032h
                                      ; V12, address 1036h
    move.4f (r0)+,d0:d1:d2:d3
    move.4f (r1)+,d4:d5:d6:d7
                                      ; V13, address 1038h
    loopend0
    [
        add d0, d4, d8
                                      ; V14, address 103Ah
        add d1, d5, d9
        add d2, d6, d10
        add d3, d7, d11
        moves.4f d0:d1:d2:d3,(r7)+
        moves.4f d4:d5:d6:d7, (r3) +
    1
                                      ; V15, address 104Ah
    rts
```

Notice that the core introduces a one-cycle penalty because the first VLES in the loop crosses a fetch-set boundary. Also notice that, because the loop occupies three or fewer fetch sets, the core fetches some sets that it never uses.

	1	2 3	4	5
Cycle	PAB	PDB PC VL	ES VLES	VLES
0	1000h			
1	1010h	V3 V2 V2 V2 V1 V1 V1 V1		
2	1020h	V5 V5 V5 V4 V4 V4 V3 V3 1000h V	/1	
3	1030h	V10 V10 V10 V9 V8 V7 V6 V6 1008h V	/2 V1	
4		V14 V14 V14 V13 V12 V11 V11 V10 100Eh V	/3 V2	V1
5	1040h		/4 V3	V2
6		V15 V14 V14 V14 V14 V14 U101Ah V	/5 V4	V3
7	1050h		/6 V5	V4
8			/7 V6	V5
9			/8 V7	V6
10			/9 V8	V7
11		102Ah V	10 V9	V8
12	1060h		11 V10	V9
13	1020h	1036h V	12 V11	V10
14	1030h		13 V12	V11
15	1040h	V14 V14 V14 V13 V12 V11 V11 V10 102Ah	V13	V12
16	1050h	V15 V14	10	V13
17	1060h	1032h V	11 V10	
18	1020h	1036h V	12 V11	V10
19	1030h	V10 V10 V10 V9 V8 V7 V6 V6 1038h V	13 V12	V11
20	1040h	V14 V14 V14 V13 V12 V11 V11 V10 102Ah	V13	V12
21	1050h	V15 V14	10	V13
22	1060h	1032h V	11 V10	
23	1020h	1036h V	12 V11	V10
24	1030h		13 V12	V11
25	1040h	V14 V14 V14 V13 V12 V11 V11 V10 102Ah	V13	V12
26	1050h		10	V13
27	1060h		11 V10	
28	1020h		12 V11	V10
29	1030h		13 V12	V11
30	1040h	V14 V14 V14 V13 V12 V11 V11 V10 102Ah	V13	V12
31	1050h		10	V13
32	1060h		11 V10	
33	1020h		12 V11	V10
34	1030h		13 V12	V11
35	1040h	V14 V14 V14 V13 V12 V11 V11 V10 102Ah	V13	V12
36	1050h		10	V13
37	1060h		11 V10	
38			12 V11	V10
39	1030h		13 V12	V11
40	1040h	V14 V14 V14 V13 V12 V11 V11 V10 102Ah	V13	V12
41	1050h		10	V13
42	1060h		11 V10	
43			12 V11	V10
44			13 V12	V11
45			14 V13	V12
46	1070h	1040h V	15 V14	V13

Thirty-two—Word Long Loop—First VLES Is Contained in a Fetch Set

Code

The following code includes a long loop that consists of four eight-word VLESes (V7–V10). In this loop, the first VLES (V7) is contained in a fetch set.

```
align 16
AlignedFourVlesLoop 512bit:
    [
        dosetup0 LoopC
                                       ; V1, address 1000h
        doen0 #7
    1
        move.l #INPUT,r0
                                       ; V2, address 1008h
                                      ; V3, address 100Eh
        move.l #OUTPUT,r7
        adda #4,r0,r1
                                       ; V4, address 1014h
        adda #4,r7,r3
                                       ; V5, address 1018h
    [
        move.4f (r0)+,d0:d1:d2:d3
                                      ; V6, address 101Ch
        move.4f (r1)+,d4:d5:d6:d7
LoopC:
    loopstart0
        add d0, d8, d8
                                       ; V7, address 1020h
        add d1, d9, d9
        add d2,d10,d10
        add d3, d11, d11
        moves.4f d0:d1:d2:d3,(r7)+
        moves.4f d4:d5:d6:d7, (r3) +
    ]
        add d4, d8, d8
                                       ; V8, address 1030h
        add d5, d9, d9
        add d6, d10, d10
        add d7,d11,d11
        move.4f (r0)+,d0:d1:d2:d3
        move.4f (r1)+,d4:d5:d6:d7
    ]
        add d0, d8, d8
                                       ; V9, address 1040h
        add d1, d9, d9
        add d2,d10,d10
        add d3, d11, d11
        moves.4f d0:d1:d2:d3,(r7)+
        moves.4f d4:d5:d6:d7,(r3)+
    ]
```

```
[
    add d4, d8, d8
                                  ; V10, address 1050h
    add d5, d9, d9
    add d6, d10, d10
    add d7,d11,d11
    move.4f (r0)+,d0:d1:d2:d3
    move.4f (r1)+,d4:d5:d6:d7
]
loopend0
[
    add d0,d8,d8
                                  ; V11, address 1060h
    add d1,d9,d9
    add d2,d10,d10
    add d3,d11,d11
    moves.4f d0:d1:d2:d3, (r7) +
    moves.4f d4:d5:d6:d7, (r3)+
]
[
    add d4, d8, d8
                                  ; V12, address 1070h
    add d5, d9, d9
    add d6,d10,d10
    add d7,d11,d11
]
                                   ; V13, address 107Ch
rts
```

StarCore LLC Confidential 35

Notice that the core doesn't introduce any timing penalties because the first VLES in the loop doesn't cross a fetch-set boundary. Also notice that, because the loop occupies more than three fetch sets, the core uses all of the sets that it fetches.

	1	2	3	4	5
Cycle	PAB	PDB	PC VLES	VLES	VLES
0	1000h				
1	1010h	V3 V2 V2 V2 V1 V1 V1 V1			
2	1020h	V6 V6 V5 V5 V4 V4 V3 V3	1000h V1		
3	1030h	V7 V7 V7 V7 V7 V7 V7 V7	1008h V2	V1	
4		V8 V8 V8 V8 V8 V8 V8 V8	100Eh V3	V2	V1
5	1040h		1014h V4	V3	V2
6		V9 V9 V9 V9 V9 V9 V9	1018h V5	V4	V3
7			101Ch V6	V5	V4
8	1050h		1020h V7	V6	V5
9	1060h	V10 V10 V10 V10 V10 V10 V10 V10	1030h V8	V7	V6
10	1020h	V11 V11 V11 V11 V11 V11 V11 V11	1040h V9	V8	V7
11	1030h	V7 V7 V7 V7 V7 V7 V7 V7	1050h V10	V9	V8
12	1040h	V8 V8 V8 V8 V8 V8 V8 V8	1020h V7	V10	V9
13	1050h	V9 V9 V9 V9 V9 V9 V9	1030h V8	V7	V10
14	1020h	V10 V10 V10 V10 V10 V10 V10 V10	1040h V9	V8	V7
15	1030h	V7 V7 V7 V7 V7 V7 V7	1050h V10	V9	V8
16	1040h	V8 V8 V8 V8 V8 V8 V8 V8	1020h V7	V10	V9
17	1050h	V9 V9 V9 V9 V9 V9 V9	1030h V8	V7	V10
18	1020h	V10 V10 V10 V10 V10 V10 V10 V10	1040h V9	V8	V7
19	1030h	V7 V7 V7 V7 V7 V7 V7 V7	1050h V10	V9	V8
20	1040h	V8 V8 V8 V8 V8 V8 V8 V8	1020h V7	V10	V9
21	1050h	V9 V9 V9 V9 V9 V9 V9	1030h V8	V7	V10
22	1020h	V10 V10 V10 V10 V10 V10 V10 V10	1040h V9	V8	V7
23	1030h	V7 V7 V7 V7 V7 V7 V7 V7	1050h V10	V9	V8
24	1040h	V8 V8 V8 V8 V8 V8 V8	1020h V7	V10	V9
25	1050h	V9 V9 V9 V9 V9 V9 V9	1030h V8	V7	V10
26	1020h	V10 V10 V10 V10 V10 V10 V10 V10	1040h V9	V8	V7
27	1030h	V7 V7 V7 V7 V7 V7 V7 V7	1050h V10	V9	V8
28	1040h	V8 V8 V8 V8 V8 V8 V8 V8	1020h V7	V10	V9
29	1050h	V9 V9 V9 V9 V9 V9 V9	1030h V8	V7	V10
30	1020h	V10 V10 V10 V10 V10 V10 V10 V10	1040h V9	V8	V7
31	1030h	V7 V7 V7 V7 V7 V7 V7	1050h V10	V9	V8
32	1040h	V8 V8 V8 V8 V8 V8 V8 V8	1020h V7	V10	V9
33	1050h	V9 V9 V9 V9 V9 V9 V9	1030h V8	V7	V10
34	1060h	V10 V10 V10 V10 V10 V10 V10 V10	1040h V9	V8	V7
35	1070h	V11 V11 V11 V11 V11 V11 V11 V11	1050h V10	V9	V8
36	1080h	V13 V12 V12 V12 V12 V12 V12	1060h V11	V10	V9
37	1090h		1070h V12	V11	V10
38	10A0h		107Ch V13	V12	V11

37

Thirty-two-Word Long Loop—First VLES Crosses a Fetch-Set Boundary

Code

The following code includes a long loop that consists of four eight-word VLESes (V7–V10). In this loop, the first VLES (V7) crosses a fetch-set boundary.

```
align 16
UnalignFourVlesLoop 512bit:
    [
        dosetup0 LoopC
                                      ; V1, address 1000h
        doen0 #7
    1
    move.1 #INPUT, r0
                                      ; V2, address 1008h
    move.l #INPUT+4,r1
                                      ; V3, address 100Eh
    move.l #OUTPUT,r7
                                      ; V4, address 1014h
    move.1 #OUTPUT+4,r3
                                      ; V5, address 101Ah
        move.4f (r0)+,d0:d1:d2:d3
                                      ; V6, address 1020h
        move.4f (r1)+,d4:d5:d6:d7
LoopC:
    loopstart0
    Γ
        add d0, d8, d8
                                      ; V7, address 1024h
        add d1, d9, d9
        add d2,d10,d10
        add d3,d11,d11
        moves.4f d0:d1:d2:d3,(r7)+
        moves.4f d4:d5:d6:d7, (r3) +
    ]
        add d4, d8, d8
                                      ; V8, address 1034h
        add d5, d9, d9
        add d6,d10,d10
        add d7,d11,d11
        move.4f (r0)+,d0:d1:d2:d3
        move.4f (r1)+,d4:d5:d6:d7
    ]
    [
        add d0, d8, d8
                                      ; V9, address 1044h
        add d1, d9, d9
        add d2,d10,d10
        add d3, d11, d11
        moves.4f d0:d1:d2:d3,(r7)+
        moves.4f d4:d5:d6:d7,(r3)+
    ]
```

StarCore LLC Confidential

```
[
    add d4, d8, d8
                                 ; V10, address 1054h
    add d5, d9, d9
    add d6, d10, d10
    add d7,d11,d11
    move.4f (r0)+,d0:d1:d2:d3
    move.4f (r1)+,d4:d5:d6:d7
]
loopend0
[
    add d0,d8,d8
                                   ; V11, address 1064h
    add d1,d9,d9
    add d2,d10,d10
    add d3,d11,d11
    moves.4f d0:d1:d2:d3, (r7) +
    moves.4f d4:d5:d6:d7, (r3)+
]
[
    add d4, d8, d8
                                   ; V12, address 1074h
    add d5, d9, d9
    add d6,d10,d10
    add d7,d11,d11
]
rts
                                   ; V13, address 1080h
```

Notice that the core introduces a one-cycle penalty because the first VLES in the loop crosses a fetch-set boundary. Also notice that, because the loop occupies more than three fetch sets, the core uses all of the sets that it fetches.

	1	2	3	4	5
Cycle	PAB	PDB	PC VLES	VLES	VLES
0	1000h				
1	1010h	V3 V2 V2 V2 V1 V1 V1 V1			
2	1020h	V5 V5 V5 V4 V4 V4 V3 V3	1000h V1		
3	1030h	V7 V7 V7 V7 V7 V6 V6	1008h V2	V1	
4	10101	V8 V8 V8 V8 V8 V7 V7	100Eh V3	V2	V1
5	1040h		1014h V4	V3	V2
7		V9 V9 V9 V9 V9 V8 V8	101Ah V5 1020h V6	V4	V3 V4
8	1050h		1020h V6 1024h V7	V5 V6	V 4
9	1060h	V10 V10 V10 V10 V10 V10 V9 V9	1034h V8	V7	V5 V6
10	1020h	V11 V11 V11 V11 V11 V10 V10 V10 V10	1044h V9	V8	V7
11	1030h	V7 V7 V7 V7 V7 V7 V6 V6	1055h V10	V9	V8
12	1040h	V8 V8 V8 V8 V8 V8 V7 V7	1024h	V10	V9
13	1050h	V9 V9 V9 V9 V9 V8 V8	1024h V7		V10
14	1060h	V10 V10 V10 V10 V10 V10 V9 V9	1034h V8	V7	
15	1020h	V11 V11 V11 V11 V11 V10 V10	1044h V9	V8	V7
16	1030h	V7 V7 V7 V7 V7 V6 V6	1055h V10	V9	V8
17	1040h	V8 V8 V8 V8 V8 V7 V7	1024h	V10	V9
18	1050h	V9 V9 V9 V9 V9 V8 V8	1024h V7		V10
19	1060h	V10 V10 V10 V10 V10 V9 V9	1034h V8	V7	
20	1020h	V11 V11 V11 V11 V11 V10 V10	1044h V9	V8	V7
21	1030h	V7 V7 V7 V7 V7 V6 V6	1055h V10	V9	V8
22	1040h	V8 V8 V8 V8 V8 V8 V7 V7	1024h	V10	V9
23	1050h	V9 V9 V9 V9 V9 V8 V8	1024h V7	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	V10
24	1060h	V10 V10 V10 V10 V10 V10 V9 V9	1034h V8	V7	\/7
25 26	1020h 1030h	V11 V11 V11 V11 V11 V11 V10 V10 V7 V7 V7 V7 V6 V6	1044h V9 1055h V10	V8 V9	V7 V8
27	1040h	V8 V8 V8 V8 V8 V8 V7 V7	1033h V10	V9 V10	V9
28	1050h	V9 V9 V9 V9 V9 V9 V8 V8	1024h V7	V10	V10
29	1060h	V10 V10 V10 V10 V10 V10 V9 V9	1034h V8	V7	V10
30	1020h	V11 V11 V11 V11 V11 V11 V10 V10	1044h V9	V8	V7
31	1030h	V7 V7 V7 V7 V7 V6 V6	1055h V10	V9	V8
32	1040h	V8 V8 V8 V8 V8 V7 V7	1024h	V10	V9
33	1050h	V9 V9 V9 V9 V9 V8 V8	1024h V7		V10
34	1060h	V10 V10 V10 V10 V10 V10 V9 V9	1034h V8	V7	
35	1020h	V11 V11 V11 V11 V11 V10 V10	1044h V9	V8	V7
36	1030h	V7 V7 V7 V7 V7 V7 V6 V6	1055h V10	V9	V8
37	1040h	V8 V8 V8 V8 V8 V8 V7 V7	1024h	V10	V9
38	1050h	V9 V9 V9 V9 V9 V8 V8	1024h V7		V10
39	1060h	V10 V10 V10 V10 V10 V10 V9 V9	1034h V8	V7	\
40	1070h	V11 V11 V11 V11 V11 V10 V10	1044h V9	V8	V7
41	1080h	V12 V12 V12 V12 V12 V11 V11	1055h V10	V9	V8
42	1090h 10A0h	V13	1064h V11	V10	V9
43	10A0n 10B0h		1074h V12	V11	V10
44	TOBOU		1080h V13	V12	V11

10014-01

Chapter 6: Examples—Short Loops

Overview

Introduction

This chapter gives examples of short loops. For information on how to interpret these examples, see "About the Examples" on page 16.

Short loops

A *short loop* is a hardware-controlled loop that consists of one or two VLESes.

What to notice

The examples in this chapter illustrate the following points:

- Short loops require no program-memory bus activity after the first iteration. The core reuses the instructions in the fetch buffers instead of repeatedly fetching them from program memory. Therefore, short loops reduce power consumption and further decrease the likelihood of memory-access conflicts.
- For short loops, the core doesn't introduce any timing penalties, regardless of whether the first VLES in the loop crosses a fetch-set boundary.

In this chapter

This chapter covers the following topics:

Topic	Page
Eight-Word Short Loop—First VLES Is Contained in a Fetch Set	42
Eight-Word Short Loop—First VLES Crosses a Fetch Set Boundary	44
Five-Word Short Loop—First VLES Is Contained in a Fetch Set	46
Five-Word Short Loop—First VLES Crosses a Fetch-Set Boundary	48
Sixteen-Word Short Loop—First VLES Is Contained in a Fetch Set	50
Sixteen-Word Short Loop—First VLES Crosses a Fetch-Set Boundary	52

StarCore LLC Confidential

Eight-Word Short Loop—First VLES Is Contained in a Fetch Set

Code

The following code includes a one-VLES (V5), eight-word short loop in which the first (and only) VLES (V5) is contained in a fetch set:

```
align 16
FetchContainedOneVlesLoop 128bit:
   doensh0 #7
                                        ; V1, address 1000h
   move.1 #INPUT,r0
                                       ; V2, address 1006h
   move.l #OUTPUT, r7
                                        ; V3, address 100Ch
   move.4w (r0)+,d0:d1:d2:d3
                                       ; V4, address 100Eh
   loopstart0
        add d0, d8, d8
                                       ; V5, address 1010h
        add d1, d9, d9
        add d2, d10, d10
        add d3,d11,d11
        moves.4f d0:d1:d2:d3, (r7) +
        move.4f (r0)+,d0:d1:d2:d3
    1
   loopend0
    Γ
        add d0, d8, d8
                                        ; V6, address 1020h
        add d1, d9, d9
        add d2,d10,d10
        add d3, d11, d11
        moves.4f d0:d1:d2:d3,(r7)+
    ]
    [
        add d8, d9, d9
                                        ; V7, address 102Eh
        add d10,d11,d11
                                        ; V8, address 1036h
   add d10,d11,d11
                                        ; V9, address 103Ch
   rts
```

Notice that there is no program-memory bus activity after the first iteration of the loop. Also notice that the core doesn't introduce any timing penalties.

	1					2				3	3	4		5
Cycle	PAB				PΙ	DВ				PC	VLES	VLES		VLES
0	1000h	_	_	_	_	_	_	_	-				Ī	
1	1010h	V4	V3	V3	V3	V2	V2	V2	V1				Ī	
2	1020h	V5	1000h	V1		Ī								
3	1030h	V7	V6	1002h	V2	V1	Ī							
4			V9	V8	V8	V8	V7	V7	V7	1008h	V3	V2	Ī	V1
5		_	_	_	_	_	_	_	_	100Eh	V4	V3	Ī	V2
6	1040h	_	_	_	_	_	_	_	-	1010h	V5	V4	Ī	V3
7										1010h	V5	V5	Ī	V4
8		-	_	_	_	_	_	_	_	1010h	V5	V5	Ī	V5
9		-	_	_	_	_	_	_	_	1010h	V5	V5	Ī	V5
10		-	_	_	_	_	_	_	_	1010h	V5	V5	Ī	V5
11		-	_	_	_	_	_	_	_	1010h	V5	V5	Ī	V5
12		-	_	_	_	_	_	_	_	1010h	V5	V5	Ī	V5
13	1050h	-	_	_	_	_	_	_	_	1020h	V6	V5	Ī	V5
14										102Eh	V7	V6	Ī	V5
15	1060h	_	_	_	_	_	_	_	-	1036h	V8	V7	Ī	V6
16										103Ch	V9	V8		V7

Eight-Word Short Loop—First VLES Crosses a Fetch Set Boundary

Code

The following code includes a one-VLES (V6), eight-word short loop in which the first (and only) VLES (V6) crosses a fetch-set boundary:

```
align 16
FetchCrossingOneVlesLoop 128bit:
   doensh0 #7
                                      ; V1, address 1000h
   move.1 #INPUT,r0
                                      ; V2, address 1002h
   move.l #OUTPUT,r7
                                      ; V3, address 1008h
                                     ; V4, address 100Eh
   move.4w (r0)+,d0:d1:d2:d3
                                      ; V5, address 1010h
   nop
   loopstart0
        add d0, d8, d8
                                      ; V6, address 1012h
        add d1, d9, d9
        add d2, d10, d10
        add d3,d11,d11
        moves.4f d0:d1:d2:d3, (r7) +
        move.4f (r0)+,d0:d1:d2:d3
    ]
   loopend0
        add d0, d8, d8
                                      ; V7, address 1022h
        add d1, d9, d9
        add d2,d10,d10
        add d3,d11,d11
        moves.4f d0:d1:d2:d3, (r7) +
        add d8, d9, d9
                                      ; V8, address 1030h
        add d10,d11,d11
    ]
   add d10,d11,d11
                                      ; V9, address 1038h
                                      ; V10, address 103Eh
   rts
```

Notice that there is no program-memory bus activity after the first iteration of the loop. Also notice that the core doesn't introduce any timing penalties (as it would for a long loop in which the first VLES crosses a fetch-set boundary).

	1					:	2				3	3		4		5
Cycle	PAB					PΙ)B				PC	VLES	١	/LES		VLES
0	1000h		_	_	_	_	_	_	_	_					Ī	
1	1010h		V4	V3	V3	V3	V2	V2	V2	V1					Ī	
2	1020h		V6	V6	V6	V6	V6	V6	V6	V5	1000h	V1			Ī	
3	1030h	Ī	V7	٧7	V7	V7	V7	V7	V7	V6	1002h	V2		V1	Ī	
4			V10	V9	V9	V9	V8	V8	V8	V8	1008h	V3		V2	Ī	V1
5		Ī	_	_	_	_	_	_	_	_	100Eh	V4		V3	Ī	V2
6	1040h	Ī	_	_	_	_	_	_	_	_	1010h	V5		V4	Ī	V3
7											1012h	V6		V5	Ī	V4
8		Ī	_	_	_	_	_	_	_	_	1012h	V6		V6	Ī	V5
9		Ī	_	_	_	_	_	_	_	_	1012h	V6		V6	Ī	V6
10		Ī	_	_	_	_	_	_	_	-	1012h	V6		V6	ſ	V6
11		Ī	-	_	_	_	_	_	_	_	1012h	V6		V6	Ī	V6
12		Ī	_	_	_	_	_	_	_	_	1012h	V6		V6	Ī	V6
13		Ī	_	_	_	_	_	_	_	_	1012h	V6		V6	Ī	V6
14	1050h	Ī	_	_	_	_	_	_	_	_	1022h	V7		V6	Ī	V6
15	1060h	Ī									1030h	V8		V7	ſ	V6
16		Ī									1038h	V9		V8	ſ	V7
17			_	_	_	_	-	_	_	-	103Eh	V10		V9		V8

Five-Word Short Loop—First VLES Is Contained in a Fetch Set

Code

The following code includes a two-VLES (V9 and V10), five-word short loop in which the first VLES (V9) is contained in a fetch set:

```
align 16
FetchContainedTwoVlesLoop 80bit:
   doensh0 #7
                                      ; V1, address 1000h
   move.1 #INPUT,r0
                                      ; V2, address 1002h
   move.l #INPUT+4,r1
                                      ; V3, address 1008h
                                      ; V4, address 100Eh
   move.l #OUTPUT,r7
   move.l #OUTPUT+4,r3
                                      ; V5, address 1014h
        move.4f (r0)+,d0:d1:d2:d3
                                      ; V6, address 101Ah
        move.4f (r1)+,d4:d5:d6:d7
    1
                                      ; V7, address 101Eh
   nop
                                      ; V8, address 1020h
   nop
    loopstart0
    [
        moves.4f d0:d1:d2:d3,(r7)+
                                      ; V9, address 1022h
        moves.4f d4:d5:d6:d7, (r3) +
    1
    [
        move.4f (r0)+,d0:d1:d2:d3
                                      ; V10, address 1028h
        move.4f (r1)+,d4:d5:d6:d7
    loopend0
        add d0, d4, d8
                                      ; V11, address 102Ch
        add d1, d5, d9
        add d2, d6, d10
        add d3, d7, d11
        moves.4f d0:d1:d2:d3, (r7) +
        moves.4f d4:d5:d6:d7, (r3) +
    ]
   rts
                                      ; V12, address 103Ch
```

Notice that there is no program-memory bus activity after the first iteration of the loop. Also notice that the core doesn't introduce any timing penalties.

	1				:	2					3	4	1	5
Cycle	PAB				ΡI	ЭB				PC	VLES	VL	ES	VLES
0	1000h	_	-	_	_	_	_	_	-					
1	1010h	V4	V3	V3	V3	V2	V2	V2	V1					
2	1020h	V7	V6	V6	V5	V5	V5	V4	V4	1000	h V1			
3	1030h	V1:	l V11	V10	V10	V9	V9	V9	V8	1002	h V2	٧	1	
4			V12	V11	V11	V11	V11	V11	V11	1008	h V3	٧	2	V1
5		_	-	-	-	-	-	-	-	100E	h V4	٧	3	V2
6	1040h	_	-	-	-	-	-	-	-	1014	h V5	٧	4	V3
7										101A	h V6	٧	5	V4
8		_	-	-	-	-	-	-	-	101E	h V7	٧	6	V5
9	1050h	_	-	-	-	-	-	-	-	1020	h V8	٧	7	V6
10										1022	h V9	٧	8	V7
11		_	-	-	-	-	-	-	-	1028	h V10	٧	9	V8
12		_	-	-	-	-	-	-	-	1022	h V9	V	10	V9
13		_	-	-	-	-	-	-	-	1028	h V10	٧	9	V10
14		_	-	-	-	-	-	-	-	1022	h V9	V	10	V9
15		_	-	-	-	-	-	-	-	1028	h V10	٧	9	V10
16		_	-	_	_	-	_	_	-	1038	h V9	V	10	V9
17		_	-	_	_	-	_	_	-	1028	h V10	V	9	V10
18		_	-	_	_	-	_	_	-	1038	h V9	V	10	V9
19		_	-	_	_	-	_	_	-	1028	h V10	V	9	V10
20		_	-	_	_	-	_	_	-	1038	h V9	V	10	V9
21		_	-	_	_	-	_	_	-	1028	h V10	V	9	V10
22		_	-	_	_	-	_	_	-	1038	h V9	V	10	V9
23		_	_	_	_	-	_	_	-	1028	h V10	٧	9	V10
24		_	-	_	-	-	_	_	-	102C	h V11	V	10	V9
25	1060h	_	_	_	_	_	_	_	-	103C	h V12	V	11	V10

Five-Word Short Loop—First VLES Crosses a Fetch-**Set Boundary**

Code

The following code includes a two-VLES (V7 and V8), five-word short loop in which the first VLES (V7) crosses a fetch-set boundary:

```
align 16
FetchCrossingTwoVlesLoop 80bit:
   doensh0 #7
                                      ; V1, address 1000h
   move.1 #INPUT,r0
                                      ; V2, address 1002h
   move.l #INPUT+4,r1
                                     ; V3, address 1008h
                                     ; V4, address 100Eh
   move.l #OUTPUT,r7
   move.1 #OUTPUT+4,r3
                                      ; V5, address 1014h
       move.4f (r0)+,d0:d1:d2:d3
                                   ; V6, address 101Ah
       move.4f (r1)+,d4:d5:d6:d7
    1
   loopstart0
       moves.4f d0:d1:d2:d3, (r7) +
                                      ; V7, address 101Eh
        moves.4f d4:d5:d6:d7,(r3)+
    1
    [
       move.4f (r0)+,d0:d1:d2:d3
                                      ; V8, address 1024h
       move.4f (r1)+,d4:d5:d6:d7
    loopend0
        add d0, d4, d8
                                      ; V9, address 1028h
       add d1, d5, d9
        add d2, d6, d10
        add d3, d7, d11
        moves.4f d0:d1:d2:d3,(r7)+
       moves.4f d4:d5:d6:d7, (r3) +
    ]
                                      ; V10, address 1038h
   rts
```

Notice that there is no program-memory bus activity after the first iteration of the loop. Also notice that the core doesn't introduce any timing penalties (as it would for a long loop in which the first VLES crosses a fetch-set boundary).

	1				2	2					3	3		4	5
Cycle	PAB				PE	В					PC	VLES		VLES	VLES
0	1000h	_	_	_	-	_	_	_	-				Ī		
1	1010h	V4	V3	V3	V3	V2	V2	V2	V1						
2	1020h	V7	V6	V6	V5	V5	V5	V4	V4	10	000h	V1			
3	1030h	V9	V9	V9	V9	V8	V8	V7	V7	10	002h	V2		V1	
4					V10	V9	V9	V9	V9	10	008h	V3		V2	V1
5		_	_	_	_	_	_	_	-	10	00Eh	V4		V3	V2
6	1040h	_	_	_	_	_	_	_	-	10	014h	V5		V4	V3
7										10	01Ah	V6		V5	V4
8		_	_	_	_	_	_	_	-	10	01Eh	V7		V6	V5
9	1050h	_	_	_	_	_	_	_	-	10	024h	V8		V7	V6
10										10	01Eh	V7	Ī	V8	V7
11		-	_	-	_	-	_	_	_	10	024h	V8	Ī	V7	V8
12		-	_	_	_	_	_	_	_	10	01Eh	V7	Ī	V8	V7
13		_	-	_	_	_	_	_	_	10	024h	V8		V7	V8
14		-	_	_	_	_	_	_	_	10	01Eh	V7	Ī	V8	V7
15		-	_	_	_	_	_	_	_	10	024h	V8	Ī	V7	V8
16		-	_	_	_	_	_	_	_	10	01Eh	V7	Ī	V8	V7
17		-	_	_	_	_	_	_	_	10	024h	V8	Ī	V7	V8
18		_	_	_	-	_	_	_	-	10	01Eh	V7	Ī	V8	V7
19		_	_	_	-	_	_	_	-	10	024h	V8	Ī	V7	V8
20		-	_	-	-	-	-	_	-	10	01Eh	V7	j	V8	V7
21		_	_	_	-	_	_	_	_	10	024h	V8	Ī	V7	V8
22		_	_	_	-	_	_	_	_	10	028h	V9	Ī	V8	V7
23	1060h	-	_	-	-	_	-	_	-	10	038h	V10	Į	V9	V8

Sixteen-Word Short Loop—First VLES Is Contained in a Fetch Set

Code

The following code includes a short loop that consists of two eight-word VLESes (V8 and V9). In this loop, the first VLES (V8) is contained in a fetch set.

```
align 16
FetchContainedTwoVlesLoop 256bit:
    doensh0 #7
                                       ; V1, address 1000h
    move.1 #INPUT,r0
                                       ; V2, address 1002h
    move.l #INPUT+4,r1
                                      ; V3, address 1008h
    move.l #OUTPUT,r7
                                      ; V4, address 100Eh
    move.1 #OUTPUT+4,r3
                                       ; V5, address 1014h
        move.4f (r0)+,d0:d1:d2:d3
                                    ; V6, address 101Ah
        move.4f (r1)+,d4:d5:d6:d7
    ]
                                       ; V7, address 101Eh
    nop
    loopstart0
        add d0, d8, d8
                                       ; V8, address 1020h
        add d1, d9, d9
        add d2,d10,d10
        add d3,d11,d11
        moves.4f d0:d1:d2:d3,(r7)+
        moves.4f d4:d5:d6:d7, (r3) +
    1
        add d4, d8, d8
                                       ; V9, address 1030h
        add d5, d9, d9
        add d6, d10, d10
        add d7, d11, d11
        move.4f (r0)+,d0:d1:d2:d3
        move.4f (r1)+,d4:d5:d6:d7
    ]
    loopend0
        add d0, d8, d8
                                       ; V10, address 1040h
        add d1, d9, d9
        add d2,d10,d10
        add d3, d11, d11
        moves.4f d0:d1:d2:d3, (r7) +
        moves.4f d4:d5:d6:d7, (r3) +
    1
    Γ
        add d4, d8, d8
                                       ; V11, address 1050h
        add d5, d9, d9
        add d6, d10, d10
        add d7,d11,d11
    1
                                       ; V12, address 105Ch
    rts
```

Notice that there is no program-memory bus activity after the first iteration of the loop. Also notice that the core doesn't introduce any timing penalties.

	1	2									3	4	5
Cycle	PAB				ΡI	DВ				PC	VLES	VLES	VLES
0	1000h	-	_	_	_	_	_	_	-				
1	1010h	V4	V3	V3	V3	V2	V2	V2	V1				
2	1020h	٧7	V6	V6	V5	V5	V5	V4	V4	1000h	V1		
3	1030h	V8	1002h	V2	V1								
4		V9	1008h	V3	V2	V1							
5		_	_	_	_	_	_	_	_	100Eh	V4	V3	V2
6	1040h	_	_	_	_	_	_	_	_	1014h	V5	V4	V3
7		V10	101Ah	V6	V5	V4							
8		_	_	_	_	_	_	_	_	101Eh	V7	V6	V5
9	1050h	_	_	_	_	_	_	_	_	1020h	V8	V7	V6
10	1060h		V12	V11	V11	V11	V11	V11	V11	1030h	V9	V8	V7
11										1020h	V8	V9	V8
12		_	_	_	_	_	_	_	_	1030h	V9	V8	V9
13		-	-	-	-	-	-	-	-	1020h	V8	V9	V8
14		-	-	-	-	-	-	-	-	1030h	V9	V8	V9
15		-	-	-	-	-	-	-	-	1020h	V8	V9	V8
16		-	-	-	-	-	-	-	-	1030h	V9	V8	V9
17		_	_	_	_	_	_	_	_	1020h	V8	V9	V8
18		-	_	_	-	-	-	-	-	1030h	V9	V8	V9
19		-	_	_	-	-	-	-	-	1020h	V8	V9	V8
20		_	_	_	_	_	_	_	_	1030h	V9	V8	V9
21		_	_	_	_	_	_	_	_	1020h	V8	V9	V8
22		_	_	_	_	_	_	_	_	1030h	V9	V8	V9
23	1070h	_	_	_	_	_	_	_	_	1038h	V10	V9	V8
24	1080h									1050h	V11	V10	V9
25										105Ch	V12	V11	V10

Sixteen-Word Short Loop—First VLES Crosses a Fetch-Set Boundary

Code

The following code includes a short loop that consists of two eight-word VLESes (V7 and V8). In this loop, the first VLES (V7) crosses a fetch-set boundary.

```
align 16
FetchCrossingTwoVlesLoop 256bit:
    doensh0 #7
                                       ; V1, address 1000h
    move.1 #INPUT,r0
                                      ; V2, address 1002h
    move.l #INPUT+4,r1
                                      ; V3, address 1008h
    move.l #OUTPUT,r7
                                      ; V4, address 100Eh
    move.1 #OUTPUT+4,r3
                                       ; V5, address 1014h
        move.4f (r0)+,d0:d1:d2:d3
                                    ; V6, address 101Ah
        move.4f (r1)+,d4:d5:d6:d7
    1
    loopstart0
        add d0, d8, d8
                                       ; V7, address 101Eh
        add d1, d9, d9
        add d2,d10,d10
        add d3,d11,d11
        moves.4f d0:d1:d2:d3, (r7) +
        moves.4f d4:d5:d6:d7, (r3) +
    ]
        add d4, d8, d8
                                       ; V8, address 102Eh
        add d5, d9, d9
        add d6, d10, d10
        add d7, d11, d11
        move.4f (r0)+,d0:d1:d2:d3
        move.4f (r1)+,d4:d5:d6:d7
    1
    loopend0
        add d0, d8, d8
                                       ; V9, address 103Eh
        add d1, d9, d9
        add d2,d10,d10
        add d3,d11,d11
        moves.4f d0:d1:d2:d3, (r7) +
        moves.4f d4:d5:d6:d7, (r3) +
    1
    [
        add d4, d8, d8
                                       ; V10, address 104Eh
        add d5, d9, d9
        add d6,d10,d10
        add d7, d11, d11
    1
                                       ; V11, address 104Ah
    rts
```

Notice that there is no program-memory bus activity after the first iteration of the loop. Also notice that the core doesn't introduce any timing penalties (as it would for a long loop in which the first VLES crosses a fetch-set boundary).

	1					2	2				3	}	4		5
Cycle	PAB					PI	ОВ				PC	VLES	VLES	,	VLES
0	1000h	Ī	_	-	-	_	_	-	-	-					
1	1010h		V4	V3	V3	V3	V2	V2	V2	V1					
2	1020h	Ī	V7	V6	V6	V5	V5	V5	V4	V4	1000h	V1			
3	1030h		V8	V7	V7	V7	V7	V7	V7	V7	1002h	V2	V1		
4		Ī	V9	V8	V8	V8	V8	V8	V8	V8	1008h	V3	V2		V1
5		Ī	_	_	_	_	_	_	_	_	100Eh	V4	V3		V2
6	1040h	Ī	_	_	_	_	_	_	_	_	1014h	V5	V4		V3
7		,	V10	V9	V9	V9	V9	V9	V9	V9	101Ah	V6	V5		V4
8		Ī	_	_	-	_	-	-	-	-	101Eh	V7	V6		V5
9	1050h	Ī	_	_	-	_	-	-	-	-	102Eh	V8	V7		V6
10					V11	V12	V12	V12	V12	V12	101Eh	V7	V8		V7
11		Ī	_	_	_	_	-	-	-	-	102Eh	V8	V7		V8
12		Ī	_	_	-	_	-	-	-	-	101Eh	V7	V8		V7
13		Ī	_	_	-	_	-	-	-	-	102Eh	V8	V7		V8
14		Ī	_	_	-	_	-	-	-	-	101Eh	V7	V8		V7
15		Ī	_	_	-	_	-	-	-	-	102Eh	V8	V7		V8
16		Ī	_	_	_	_	_	_	_	_	101Eh	V7	V8		V7
17		Ī	_	_	_	_	_	_	_	_	102Eh	V8	V7		V8
18		Ī	_	_	_	_	_	_	_	_	101Eh	V7	V8		V7
19		Ī	_	_	_	_	_	_	_	_	102Eh	V8	V7		V8
20		Ī	_	_	_	_	_	_	_	_	101Eh	V7	V8		V7
21		Ī	_	-	_	_	_	-	_	_	102Eh	V8	V7	Ī	V8
22	1060h	Ī	_	-	_	_	_	-	_	_	1030h	V9	V8	Ī	V7
23	1070h										1038h	V10	V9	Ī	V8
24	1080h										1050h	V11	V10		V9

10014-01