KeyStone Training

Fast Fourier Transform Co-Processor (FFTC)

TEXAS INSTRUMENTS

CI Training

Agenda

- FFTC Overview
- Functional Architecture
 - Configuration Registers
 - FFTC Engine
 - FFTC Scheduler
 - FFTC Streaming Interface
 - Packet DMA (PKTDMA)
- FFTC Usage
- FFTC Low Level Driver (LLD)

* TEXAS INSTRUMENTS

CI Training

FFTC Overview

- FFTC Overview
- Functional Architecture
 - Configuration Registers
 - FFTC Engine
 - FFTC Scheduler
 - FFTC Streaming Interface
 - Packet DMA (PKTDMA)
- FFTC Usage
- FFTC Low-level Driver
- Summary

TEXAS INSTRUMENTS

CI Training

What is FFTC?

- The FFTC is an accelerator that can be used to perform FFT and Inverse FFT (IFFT) on data.
- The FFTC has been designed to be compatible with various OFDM-based wireless standards like WiMax and LTE.
- The Packet DMA (PKTDMA) is used to move data in and out of the FFTC module.
- The FFTC supports four input (Tx) queues that are serviced in a round-robin fashion.
- Using the FFTC to perform computations that otherwise would have been done in software frees up CPU cycles for other tasks.

FFTC Features

- Provides algorithms for both FFT and IFFT
- Multiple block sizes:
 - Maximum 8192
 - All LTE DFT (Long Term Evolution Discrete Fourier Transform) sizes
- LTE 7.5 kHz frequency shift
- 16 bits I/16 bits Q input and output block floating point output
- Dynamic and programmable scaling modes
 - Dynamic scaling mode returns block exponent
- Support for left-right FFT shift (switch the left/right halves)
- Support for variable FFT shift
 - For OFDM (Orthogonal Frequency Division Multiplexing) downlink, supports data format with DC subcarrier in the middle of the subcarriers
- Support for cyclic prefix
 - Addition and removal
 - Any length supported
- · Three-buffer design allows for back-to-back computations
- 128-bit, CPU/3, full-duplex VBUS connection
- Input data scaling with shift eliminates the need for front-end digital AGC (Automatic Gain Control)
- Output data scaling


TEXAS INSTRUMENTS


CI Training

Functional Architecture

- FFTC Overview
- Functional Architecture
 - Configuration Registers
 - FFTC Engine
 - FFTC Scheduler
 - FFTC Streaming Interface
 - Packet DMA (PKTDMA) Interface
- FFTC Usage
- FFTC Low Level Driver (LLD)

♦ Texas Instruments CI Training





Configuration Registers

- FFTC Overview
- Functional Architecture
 - Configuration Registers
 - FFTC Engine
 - FFTC Scheduler
 - FFTC Streaming Interface
 - Packet DMA (PKTDMA) Interface
- FFTC Usage
- FFTC Low Level Driver (LLD)

TEXAS INSTRUMENTS

CI Training

FFTC Configuration Registers

- The FFTC maintains four sets of configuration registers:
 - These register sets are identical and each set is made up of five registers.
 - Each register set corresponds to one of the four Tx channels delivering the PKTDMA data to the FFTC.
 - Each set specifies the configuration that needs to be applied to the data originating from the respective channels.
- The configuration registers control the following properties:
 - Clipping detection
 - Destination queue for the PKTDMA Rx packet
 - Scaling properties
 - Shifting properties
 - Cyclic prefix parameters
 - LTE frequency-shift parameters

♦ Texas Instruments CI Training

Configuration Methods

- There are two methods for providing FFTC configuration:
 - Direct Configuration allows the application to write settings directly to the FFTC configuration registers.
 - Packet DMA Configuration allows configuration registers to be set using Protocol-Specific (PS) information included with the PKTDMA packet sent to the FFTC engine.
- Applications can switch to using either of the two methods on a packet-by-packet basis.
- When Packet DMA configuration method is used, the physical register set corresponding to that queue is updated with the values from the packet.
- If Packet DMA configuration is not used for a packet, direct configuration is assumed and the values present in the current register set for that queue are applied to the data.

* Texas Instruments

CI Training

FFTC Engine

- FFTC Overview
- Functional Architecture
 - Configuration Registers
 - FFTC Engine
 - FFTC Scheduler
 - FFTC Streaming Interface
 - Packet DMA (PKTDMA) Interface
- FFTC Usage
- FFTC Low Level Driver (LLD)

♣ Texas Instituments
CI Training

What is the FFTC Engine?

- The FFTC engine uses a 'Decimation-in-Frequency' method of Fast Fourier Transform (FFT) algorithm to implement the transforms.
- The FFTC engine computes either the Discrete Fourier Transform (DFT) or the Inverse Discrete Fourier Transform (IDFT) of the data samples that are input to the FFTC.
 - The DFT is given by the formula:

$$X_k = \sum_{n=0:(N-1)} (x_n * W_N^{nk})$$
 $k = 0, 1, ..., N-1$

- The IDFT is given by the formula:

$$x_n = \sum_{k=0:(N-1)} (X_k * W_N^{-nk})$$
 $n = 0, 1, ..., N-1$
Where $W_N^{-nk} = e^{-2\pi nk/N}$

- Each complex FFTC input sample is made up of a 16-bit real and 16-bit imaginary part.
- The engine performs all computations "in place."

♦ TEXAS INSTRUMENTS CI Training

FFTC Engine: Block Diagram cyclic prefix FFT zero removal pad shift input scaling (dynamic and static modes) FFT or << \otimes LTE input scaling scaling (dynamic and frequency static modes) (8 bits) shift cyclic prefix FFT addition shiftFFTC Engine * TEXAS INSTRUMENTS **CI Training**

Three-Bank Buffer Design

- The memory buffer of the FFTC engine is divided into three banks.
- · Each bank can hold a maximum of 4096 FFT words.



- In cases where the FFT word size does not exceed 4096, the three banks allow the Packet DMA to write to one bank while simultaneously reading from a second bank at the same time that the FFTC engine processes data in the third bank. This buffered write/read/process efficiency allows FFTC calculations to continue without the need to pause for data I/O.
- For FFT word sizes of 6144 and 8192, two of the three banks are required to store each block. As a result, simultaneous reading and writing of data cannot be performed while the FFTC engine is processing data.

♣ TEXAS INSTRUMENTS
CI Training


FFTC Engine: FFT/IFFT

- The FFTC engine can be configured to compute either the FFT or IFFT.
- The FFTC engine can handle Packet DMA inputs with either uniform or non-uniform FFT/IFFT block sizes.
- In the case of non-uniform block sizes, each packet can have a maximum of 128 blocks.
- At any given time, only one of the four FFTC input queues may contain a nonuniform Packet DMA packet.

| Classification | Supported Sizes | |
|----------------|--|--|
| Power of 2 | 4, 8, 16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192 | |
| LTE | 12, 24, 36, 48, 60, 72, 96, 108, 120, 144, 180, 192, 216, 240, 288, 300, 324, 360, 384, 432, 480, 540, 576, 600, 648, 720, 768, 864, 900, 960, 972, 1080, 1152, 1200, 1296 | |
| Other | 1536, 3072, 6144 | |

Zero Padding


- Zero padding is used for upsampling the input data.
- One of two methods can be chosen for interpreting the zero pad value:
 - Zero Pad Add Method
 Data length = FFT size zero pad value
 - Zero Pad Multiply Method
 Data length = FFT size * 2-(Zero pad value)



♦ TEXAS INSTRUMENTS CI Training

Left-Right Shift

- The left-right shift can be applied to either the input or the output data (but not both).
- If enabled sequence $\{x(0),...,x(N-1)\}$ is cyclically shifted to $\{x(N/2)...,x(N-1),0,...,x((N/2-1)\}$ where the FFT size is N.
- If zero padding is enabled along with the left-right shift, the swap will not generate the intended frequency shift.



Variable Shift

- Variable shift supports the OFDM transmitter requirements of LTE and WiMAX.
- In both of these radio standards, memory is often organized with subcarriers centered around a DC subcarrier, whereas the IFFT needs the DC subcarrier to be Subcarrier 0.
- The variable shift provides a rotation of the input samples after any zero padding is applied.
- The shift rotates the input samples to the **right** by the amount 2 × *Variable Shift Value*.
- Variable shift is only valid for DFT sizes 128, 256, 512, 1024, 2048, 4096, 8192, 1536, 3072, and 6144.
- The behavior is un-defined for other sizes.

♣ TEXAS INSTRUMENTS
CI Training

Variable Shift Example FFT input packet data order 600 1024 FFTC engine input data after zeropadding with left-right shift FFTC engine input data after zeropadding with variable shift 2048 - 1 - (2*600) = 847 • FFT Size = 2048 Number of active sub-carriers = 1200 Variable Shift Value = (2048 – 601)/2 = 724 * TEXAS INSTRUMENTS **CI Training**

LTE Frequency Shift

- The LTE frequency shift is a 7.5KHz shift can be applied to the input data according to the LTE requirements.
- The frequency shift is a term-by-term multiplication of the complex input data with the sequence given by

 $H(n) = e^{\pm j2\pi(n+n_o)a/M}$

Where

n - Sample index

 n_o – Phase offset

a - Multiplication factor.

M - Reference size, either 16384 or 12288


TEXAS INSTRUMENTS

CI Training

Scaling

- Scaling is performed in the FFTC engine on a per-block basis before each radix stage.
- Additionally, the output of the last stage can also be scaled. The output scaling value is represented as an unsigned Q7 fixed-point value.
- This means that the complex values in the block all have the same scaling applied to them.
- The scaling is a divide operation that is implemented internally as a right shift by 0, 1, 2, or 3 (divide by 1, 2, 4, or 8, respectively) to ensure that saturation does not occur at the output of each radix stage.
- The scaling applied after each stage is tracked and the overall scaling applied is reported back by the engine.

♣ Texas Instituments
CI Training




Scaling Modes

- The FFTC engine supports two modes of scaling applied to each stage:
 - Static scaling
 - In this mode the user configures the scaling that is to be applied at each stage.
 - Dynamic scaling
 - In this mode all internal scaling values (except for output scaling) are chosen by the hardware based on the norm of the signal.
 - The LTE shift scaling value is also generated dynamically if enabled.
 - The gains are selected such that the signal is as large as possible after each stage.

Cyclic Prefix Addition

- The FFTC engine can add the cyclic prefix to the output by transmitting the last 'n' samples of the FFT block before transmitting the full block.
- This feature is especially useful when the output is sent directly to the AIF.




* TEXAS INSTRUMENTS

CI Training

Cyclic Prefix Removal

- Cyclic prefix removal is done by writing only the valid samples into the FFTC engine and discarding the rest.
- This feature allows for a seamless interface between the AIF and the FFTC without CorePac intervention.
- Additionally, an offset can also be specified to advance the starting position of the FFT block.
- When cyclic prefix removal is enabled, each data packet can contain only one FFT block.



FFTC Scheduler

- FFTC Overview
- Functional Architecture
 - Configuration Registers
 - FFTC Engine
 - FFTC Scheduler
 - FFTC Streaming Interface
 - Packet DMA (PKTDMA) Interface
- FFTC Usage
- FFTC Low Level Driver (LLD)

TEXAS INSTRUMENTS

CI Training

FFTC Scheduler

- Each FFTC has four dedicated transmit gueues:
 - Queues 688 to 691 are attached to FFTC-1
 - Queues 692 to 695 are attached to FFTC-2.
- Placing a PKTDMA data packet on any of the four queues will activate the FFTC.
- When there are packets on more than one queue simultaneously, the FFTC scheduler decides the order based on a starvation prevention, round-robin scheme.
- The FFTC can be configured to have up to four priorities. The FFTC takes the next packet from a queue in prioritized round-robin order.
- The scheduler can interrupt a packet (at block boundaries)
 if a higher priority packet arrives. The scheduler will not
 interrupt a packet for another packet at the same or lower
 priority.

FFTC Streaming Interface

- FFTC Overview
- Functional Architecture
 - Configuration Registers
 - FFTC Engine
 - FFTC Scheduler
 - FFTC Streaming Interface
 - Packet DMA (PKTDMA) Interface
- FFTC Usage
- FFTC Low Level Driver (LLD)

* TEXAS INSTRUMENTS

CI Training

Streaming Interface

- The streaming interface links the Packet DMA to the FFTC engine.
- In addition to providing the necessary handshaking signals to the Packet DMA, the streaming interface keeps track of the status of the FFTC engine and the Packet DMA and manages the flow of data accordingly:
 - Data delivery to the Packet DMA can be delayed if the destination queue is not ready.
 - The Packet DMA can be stalled if the FFTC engine is busy and is unable to accept new data.
- The streaming interface is also responsible for following functions:
 - Decodes the protocol-specific packets from the Packet DMA and updates the FFTC engine configuration registers appropriately.
 - Manages Endianess and delivery of data to the FFTC engine in the correct format
 - Removes cyclic prefix

Packet DMA (PKTDMA) Interface

- FFTC Overview
- Functional Architecture
 - Configuration Registers
 - FFTC Engine
 - FFTC Scheduler
 - FFTC Streaming Interface
 - Packet DMA (PKTDMA) Interface
- FFTC Usage
- FFTC Low Level Driver (LLD)


* TEXAS INSTRUMENTS


CI Training

FFTC and PKTDMA

- The FFTC uses the PKTDMA of the Multicore Navigator to receive input data and deliver output results.
- The PKTDMA is the only input and output data interface available on the FFTC.
- The FFTC supports four input hardware queues.
 One of these four queues must be used in order to deliver the input data and the configuration information (if desired) to the FFTC.
- The FFTC supports both monolithic and host type PKTDMA descriptors.

♦ Texas Instruments CI Training





FFTC Input: PKTDMA Tx Interface

- Each complex sample of the input data to the FFTC is a 32-bit word (16-bit I & 16-bit Q). The real part (I) always occupies the MSB and the imaginary part (Q) always occupies the LSB of the 32-bit word.
- The PKTDMA interface has some protocol-specific fields allocated in the packet descriptor and Protocol Specific (PS) words that are part of the payload.
- For the FFTC, these PS words are used to send three types of information.
 - Configuration values
 - Pass-through data
 - Debug settings


♣ TEXAS INSTRUMENTS
CI Training

Protocol-Specific Flag

- The four bits of the Protocol-Specific Flags field (present in word 2 of the PKTDMA packet descriptor) are read by one of the four FFTC queues to determine whether the packet includes PS words and/or debug/interrupt settings.
 - Bit 0 denotes if any PS words are present in the packet.
 - Bits 1 and 2 are used for debugging and notification.

| Bit | Field | Description |
|-----|----------------|---|
| 0 | Header Present | Control header not present in packet. Control header present in packet. |
| 1 | Debug Halt | 0: Do nothing 1: Issue a halt |
| 2 | EOP Interrupt | Do nothing FFTC generates the debug interrupt. |
| 3 | Reserved | |

♦ Texas Institutents CI Training



Local Config Words to Register Mapping

| Word | Register |
|------|--|
| 1 | FFTC_QUEUE_x_DESTINATION_QUEUE_AND_SHIFTING_REGISTER |
| 2 | FFTC_QUEUE_x_SCALING_REGISTER |
| 3 | FFTC_QUEUE_x_CYCLIC_PREFIX_REGISTER |
| 4 | FFTC_QUEUE_x_CONTROL_REGISTER |
| 5 | FFTC_QUEUE_x_LTE_FREQUENCY_SHIFT_REGISTER |

FFTC Output: PKTDMA Rx Interface

- The FFTC receive packet consists of the FFT or IFFT results, pass-through words, and side information.
- If the Tx packet provided to the FFTC contained multiple blocks, then the transform results of all the blocks that were present in the PKTDMA packet will be combined to form one output PKTDMA packet.
- The pass-through data is returned either as part of the Rx descriptor or at the top of the Rx data packet.
- The FFTC generates the following side information.
 - Block Exponent: Returned in the Rx packet.
 - Clip Detection: Returned in the Rx descriptor (Error Flag Bit-0).
 - Error Indication: Returned in the Rx descriptor (Error Flag Bit-1).
 - Destination Tag: Returned in the Rx packet & descriptor.
 - Source Id: Returned in the Rx packet & descriptor.
 - Flow Id: Returned in the Rx packet & descriptor.

♣ TEXAS INSTRUMENTS
CI Training

Rx Packet Side Information


The following side information is included in the PKTDMA Rx data packet:

 Block Exponent is a simple summation of the shift values calculated at each radix stages including the LTE scaling factor

$$\sum s_i + s_{out} - 3 + (LTE_FREQ_EN * S_{LTE})$$

- Clip Detection (Error Flag Bit-0) occurs in static scaling mode, where it is
 possible for clipping to occur during the transform. Clipping occurs when,
 after any stage, any one of the real or imaginary results exceeds the
 allocated range of values.
- Error Indication (Error Flag Bit-1) enables the setting of an error bit in the error flag whenever any kind of error has occurred in the FFTC.
- Destination Tag is written in the transmit packet descriptor and is copied and returned in both the receive packet as well as the packet descriptor.
 The destination tag can be used at the user's discretion to track packets.
- Source ID is written in the transmit packet descriptor and is copied and returned in both the receive packet as well as the packet descriptor. The source ID can be used at the user's discretion to track packets.
- Flow ID refers to the index of the flow table entry to use to configure the receive channel.

♦ Texas Institutents CI Training



FFTC Error and Debug Interrupts

- There are four interrupt lines from the FFTC, one per PKTDMA channel.
- These interrupts are routed to the CP_INTCO module.
- Interrupts are generated when any of the following conditions are true.
 - FFTC configuration error: Invalid FFTC configuration values or combinations.
 - EOP error: Data length in the Tx packet does not match the configuration.
 - Rx buffer starvation error: Rx free queue empty.
 - Invalid configuration length: PS data length incorrect.
 - Debug Halt notification: Start of a packet by the FFTC whose DEBUG_HALT bit is set in the PS Flag of the descriptor.
 - EOP notification: The complete packet is delivered to the PKTDMA and EOP interrupt bit is set in the PS Flag of the packet.
- Each of these interrupts are maskable on a channel basis and are masked by default.

PKTDMA Accumulator Interrupt

- If one of the 32 high-priority or the 16 lowpriority accumulator queues of the Packet DMA are used as the destination queue for any of the Rx channels, then the accumulator interrupt can be used to signal the arrival of new output packets from the FFTC.
- The accumulator interrupt is independent of the debug interrupts and is the preferred method.

♣ TEXAS INSTRUMENTS
CI Training

QPEND Interrupt Queues

- The Queue Manager Subsystem includes 20 queues that can generate interrupts to the DSPs via the chip interrupt controller (CP_INTCO).
- Using one or more of these queues as RX destination queues is another method for generating interrupts from the FFTC.
- These interrupts are independent of the debug interrupts.

♦ Texas Instruments CI Training

FFTC Usage

- FFTC Overview
- Functional Architecture
 - Configuration Registers
 - FFTC Engine
 - FFTC Scheduler
 - FFTC Streaming Interface
 - Packet DMA (PKTDMA) Interface
- FFTC Usage
- FFTC Low Level Driver (LLD)

TEXAS INSTRUMENTS


CI Training


FFTC Sample Use Cases

- AIF2/CorePac to FFTC
- FFTC to CorePac/AIF2
- Uplink Receiver


* TEXAS INSTRUMENTS

CI Training





Sending DFTs to FFTC from CorePac



- During init: CorePac creates free queue of empty descriptors with "default" FFTC configuration.
- During runtime:
 - CorePac pops descriptor pointer from free queue.
 - Sets pointer to buffer, and optionally changes FFTC configuration information in the descriptor (change only those fields that need changing).
 - CorePac pushes descriptor onto one of the FFTC transmit queues.
- Buffer descriptors are returned to the free queue after transmission to FFTC
 - Return queue is a configuration parameter in each descriptor

TEXAS INSTRUMENTS

CI Training

FFTC Low-level Driver

- FFTC Overview
- Functional Architecture
 - Configuration Registers
 - FFTC Engine
 - FFTC Scheduler
 - FFTC Streaming Interface
 - Packet DMA (PKTDMA) Interface
- FFTC Usage
- FFTC Low Level Driver (LLD)

TEXAS INSTRUMENTS

CI Training

FFTC Software

Benefits

* TEXAS INSTRUMENTS


- Provides high-speed FFTC register access (R/W) APIs
- Simplify PKTDMA/QMSS internals required to perform FFT/IFFT
- OS-independent
- Multicore-aware
- Provides two levels of APIs:
 - High-level APIs to submit FFT/IFFT requests and retrieve results
 - Validates user inputs
 - Provides call-outs to OS AL for multi-core synchronization
 - Handles all PKTDMA/QMSS details internally
 - Parses FFT result and populates per-block result and error info
 - Low Level APIs to read/write FFTC engine configuration & status
 - Low performance impact APIs
 - No user input validation
 - Utility APIs to build FFTC Control Header, DFT size list etc

** TEXAS INSTRUMENTS CI Training

FFTC High-Level API

FFTC Higher Layer Functions
[FFTC Higher Layer Data Structures & APIs]

static Class Queuelfind Fftc_setupCppiDesc (Fftc_CppiDescCfg *pCppiDescCfg) static Class Queuelfind Fftc_getFreeO (Unit32 descSize, Cppi DescType descType) static void Fftc_cleanFlowFreeOBuffers (mass_Queuelfind hClassSize, Cppi_DescType descType) static void Fftc_setupCppiDesc (Fftc_CppiDescType descType) static void Fftc_allotcFlowFreeOBuffers (mass_Queuelfind hClassSize, Cppi_DescType descType, Int32 *pNumAllocated, Handle *phGibiFreeQ) static Bool Fftc_setVallaftCrQ (void) static Bool Fftc_setVallaftCrQ (void) static void Fftc_pQueuelbecRefCrt (Fftc_TxOState *pFFTCTxOInfd) static void Fftc_pQueuelbecRefCrt (Fftc_TxOState *pFFTCTxOInfd) static void Fftc_pQueuelbecRefCrt (Fftc_TxOState *pFFTCTxOInfd) fftc_RetVal Fftc_pQueuelCrose (Handle hFFTCTxOInfd) fftc_RetVal Fftc_pQueuelCrose (Handle hFFTCTxOInfd) fftc_RetVal Fftc_pQueuelCrose (Handle hFFTCTxOInfd) fftc_RetVal Fftc_fQueuelCrose (Handle hFFTCTxOInfd) fftc_RetVal Fftc_flowCrose (Handle hFFTCTxOInfd) fftc_RetVal Fftc_flowCrose (Handle hFFTCTxOInfd) fftc_RetVal Fftc_flowCrose (Handle hFFTCTxOInfd) fftc_RetVal Fftc_flowCrose (Handle hFFTCTxOInfd) fftc_RetVal Fftc_flowGrefXxQueueThreshold (Handle hFFTCFlowInfd) fftc_RetVal Fftc_flowGrefXxQueueThreshold (Handle hFFTCFlowInfd) fftc_RetVal Fft_flowGrefXxQueueThreshold (Handle hFFTCFlowInfd) fftc_RetVal Fft_flowGrefXxQueueThreshold (Handle hFFTCFlowInfd) fftc_RetVal Fft_flowGrefXxQueueThreshold (Handle hFFTCFlowInfd, Fftc_BlockInfo *pDFTBlockSizeInfd, Ptr *pCppiDesc, Ulni8 *pOrigDataBuffer, Ulni32 *pABdiffert, Ulni32 *paBdi



For More Information

- For more information, please refer to the FFT Coprocessor (FFTC) User Guide: http://www.ti.com/lit/SPRUGWS2
- For questions regarding topics covered in this training, visit the support forums at the TI E2E Community website.