

# MP 4.4: A Digital 80Mb/s OFDM Transceiver IC for Wireless LAN in the 5GHz Band

Wolfgang Eberle, Mustafa Badaroglu, Veerle Derudder, Steven Thoen<sup>1</sup>, Patrick Vandenameele<sup>1</sup>, Liesbet Van der Perre, Mario Vergara, Bert Gyselinckx, Marc Engels, Ivo Bolsens

IMEC, Leuven, Belgium, <sup>1</sup>Also PhD student at KU Leuven.



W. Eberle


A programmable transceiver for up to 80Mb/s wireless LAN in the 5GHz band with 64/128/256 subcarriers encompasses (de)framing, (I)FFT, adaptive equalization and synchronization. The 14.6mm<sup>2</sup> 0.35μm 3.3V 50MHz CMOS IC, designed in a C++ flow, uses distributed control and clock gating to reduce power consumption.

See Digest page 74

## Outline


- High-speed wireless communications desirable!
- Datapath implementation aspects feasible?
- System integration, communication, and control flexible?
- Design flow and conclusions affordable? ... !

## Beating the channel by changing the point of view




Orthogonal frequency division multiplex (OFDM) emerges  
=> ADSL, VDSL, DAB, DVB-T, Hiperlan2, MMAC, IEEE 802.11a

## Connecting 'everything' without a wire




Wireless ~ 'hard'ware  
(low-power, fast, fixed)




Networking ~ 'soft'ware  
(configurable, on demand)

μP, RISC core, DSP, FPGA or a 'programmable' ASIC?


## (I)FFT with optimum wordlength



## Challenges in a multipath indoor environment




## Resource sharing in half-duplex operation




## WLANs require fast burst synchronization

### Acquisition process




## Token flow control: integration = communication




## Limiting CFO to ensure FFT integrity

Required: 2-3 % of inter-carrier spacing to limit ICI  
Approach: coarse pre-compensation in TD + fine tracking in FD




## Clock gating as a companion for token semantics

Clock matches activity  $A \Rightarrow P_{avg} \sim A$



## Adaptive equalization at low computational cost

Initial estimate: reference symbol ('pilots')  
Short-term: decision-directed PLL with adaptive loop gain  
Long-term: periodic reference symbol insertion



Benefit due to FD equalization: single-tap, single operator

## The key question: why an ASIC?

Technology	3.3V CMOS	0.35 $\mu$ m	5 LM
Maximum clock speed	50 MHz		
Package	144 - PQFP		
Die size	211500 equ. gates ~ 16.4 mm <sup>2</sup>		

### 'IEEE' mode @ 50 MHz

	Power	GOPS	Memory	#acc/s	Gbit/s
- Transmission mode	670 mW	3.8	1.32 G	21.3	
- Reception mode	570 mW	6.8	1.28 G	20.3	
- Programming mode	400 mW	n/a	n/a	n/a	
- Sleep mode *	150 mW	n/a	n/a	n/a	

## Configuration of the datapath building blocks


Parameter	Options
Number of carriers	64, 128, 256
Guard interval	0.4:28
Modulation	QPSK (BPSK)
Equalizer modes	REF-FF, SC-FB, AC-FB reference sequence
Spectral mask	Complex, per carrier
FFT clipping	5-8b, MSB or LSB aligned
Spreading	1, 2, 4, 8; code sequence
Acquisition	sequence, length, confidence factors
Number of zero carriers	Low: 0:1:3, left and right High: 0:2:30, left and right

It is a 'must' to handle channel, front-end, QoS requirements

and a challenge ...  
Parameters with global influence


with a consequence ...  
DP scheduling for all configurations  
=> dynamic + 'hard'  
=> data-driven  
=> token semantics

## Resource sharing with distributed memory




Continued on Page 393

Continued from page 53


**BER Performance****Characteristic Summary**

<b>Process Technology</b>	<b>0.25um CMOS 1-Poly 3-Metal</b>
<b>SRAM</b>	<b>64kbit x 16, 32Kbit x 2, 3.25Kbit x 1</b>
<b>ADC</b>	<b>8bit 60Mps x 2ch</b>
<b>Transistor Count</b>	<b>8.8 million</b>
<b>Power Supply</b>	<b>2.5V (Internal), 3.3V (I/O)</b>
<b>Chip Size</b>	<b>72mm<sup>2</sup></b>
<b>Package</b>	<b>100-pin Plastic QFP</b>

**Conclusion**

- The Demodulator LSI for BS digital is developed
  - Demodulator, Error Correction & TS output
  - 1Mbit SRAM, ADCx2, VCO,
- Dynamic multi-format demodulation is proposed
  - Pull-in range of  $\pm 300$  kHz
  - Frequency Offset  $\pm 5$  MHz With scan circuit
  - Low BER
- The Two compensation circuit is realized
  - Improvement of 0.2 dB

Continued from page 55

**Merging algorithm and architecture design in C++****Conclusions**

- wireless LAN at 80 Mbps with OFDM is feasible in  $0.35 \mu\text{m}$   
 $\Rightarrow$  1/2 rate coded 155 Mbps will be available in  $0.13 \mu\text{m}$
- dedicated algorithmic solutions for fast burst synchronization, FFT and equalization lead to a low-cost implementation
- Token flow results in reusable IP and scalability
- Integrated design flow allows algorithm/architecture trade-offs
- > 6 Gops/s and > 20 Gbit/s memory transfer require a multi-processor architecture with distributed memory
- $\Rightarrow$  'Programmable' ASIC links wireless and networking

