



FFT Architecture

- ▼ Floating point : 13 bits mantissa, 4 bits exponent
- ▼ Smaller multiplier
- ▼ Increased signal dynamics
 - ▼ Enable digital RFI cancellation
- ▼ SNR




RFI cancellation

▼ Characteristics




RFI cancellation

▼ Windowing



RFI cancellation




RFI cancellation

- ▼ Floating point
 - ▼ 13 bits mantissa, 4 bits exponent
- ▼ Ressource sharing between different steps
 - ▼ Floating point complex division
 - ▼ Floating point complex multiplication
- ▼ Performance
 - ▼ up to 2 RFI per DMT
 - ▼ 45 dB interference reduction

DPLL

- ▼ Programmable order
- ▼ Bandwidth from 0.1 Hz to 100 Hz




FEC

- ▼ RS encoder/decoder
 - ▼ Overhead programmable from 0 to 16
 - ▼ Data programmable from 2 to 255
 - ▼ RS Decoding in 1200 cycles
 - ▼ Maximum 70 Mb/s throughput
- ▼ Dynamic parameter adaptation without loss of data

FEC

- ▼ Interleaving
 - ▼ Correct error burst up to 300 us
 - ▼ Dynamic rate adaptation without loss of data : use of dummies



Continued on Page 451

Continued from page 217


ATM TC

- ▼ TC layer
 - ▼ Scrambling/descrambling
 - ▼ HEC generation, HEC check
 - ▼ Cell delineation
 - ▼ Idle cell generation, Idle cell removal
- ▼ Utopia Slave interface
 - ▼ Level 2, byte based
 - ▼ 19.44 MHz

Conclusions

- ▼ Flexible DMT TDD modem in 0.35 μm technology
- ▼ New FFT architecture
- ▼ Digital RFI cancelling
- ▼ Maximum performance of 70 Mb/s

Design Methodology



Chip Characteristics

- ▼ Technology : 0.35 μm 5-metal CMOS
- ▼ Gate : 680 k
- ▼ RAM : 900 kbit
- ▼ Frequency : 44.16 MHz
- ▼ Area : 150 mm^2
- ▼ Package : PQFP-208
- ▼ Transistors : 9.0 M
- ▼ Power dissipation : 2.7 W @ 3.3 V

Chip photograph

