MP 4.4: A Digital 80Mb/s OFDM Transceiver IC for Wireless LAN in the 5GHz Band

Wolfgang Eberle, Mustafa Badaroglu, Veerle Derudder, Steven Thoen', Patrick Vandenameele', Liesbet Van der Perre, Mario Vergara, Bert Gyselinckx, Marc Engels, Ivo Bolsens

IMEC, Leuven, Belgium, 'Also PhD student at KU Leuven.



W. Eberle


A programmable transceiver for up to 80Mb/s wireless LAN in the 5GHz band with 64/128/256 subcarriers encompasses (de)framing, (I)FFT, adaptive equalization and synchronization. The 14.6mm² 0.35 μm 3.3V 50MHz CMOS IC, designed in a C++ flow, uses distributed control and clock gating to reduce power consumption.

See Digest page 74

Outline


- High-speed wireless communications desirable!
- Datapath implementation aspects feasible?
- System integration, communication, and control flexible?
- Design flow and conclusions affordable? ...!

lline Beating the channel by changing the point of view



Orthogonal frequency division multiplex (OFDM) emerges => ADSL,VDSL,DAB,DVB-T,Hiperlan2,MMAC, IEEE 802.11a

Connecting 'everything' without a wire







Wireless ~ 'hard'ware (low-power, fast, fixed)

Networking ~ 'soft'ware (configurable, on demand)


μP, RISC core, DSP, FPGA or a 'programmable' ASIC?





Challenges in a multipath indoor environment




Resource sharing in half-duplex operation













Configuration of the datapath building blocks It is a 'must' to handle Parameter Options channel, front-end, Number of carriers 64, 128, 256 QoS requirements Guard interval 0:4:28 QPSK (BPSK) Modulation and a challenge ... Equalizer modes REF-FF, SC-FB, AC-FB Parameters with reference sequence global influence Spectral mask Complex, per carrier FFT clipping 5-8b, MSB or LSB aligned with a consequence ... Spreading 1, 2, 4, 8; code sequence DP scheduling for all Acquisition sequence, length, configurations confidence factors => dynamic + 'hard' Number of zero Low: 0:1:3, left and right => data-driven High: 0:2:30, left and right => token semantics










Continued on Page 393


Continued from page 53



Characteristic Summary

Process Technology
SRAM
64kbit x 16, 32Kbit x 2,
3.25Kbit x 1


ADC
8bit 60Msps x 2ch
8.8 million
Power Supply
Chip Size
Package
0.25um CMOS 1-Poly 3-Metal
64kbit x 16, 32Kbit x 2,
3.25Kbit x 1
8bit 60Msps x 2ch
8.8 million
2.5V (Internal), 3.3V (I/O)
72mm²
100-pin Plastic QFP



Conclusion

- The Demodulator LSI for BS digital is developed
 - Demodulator, Error Correction &TS output
 - 1Mbit SRAM, ADCx2, VCO,
- Dynamic multi-format demodulation is proposed
 - Pull-in range of \pm 300 kHz
 - Frequency Offset ± 5MHz With scan circuit
 - Low BER
- The Two compensation circuit is realized
 - Improvement of 0.2 dB

Continued from page 55



Conclusions

- wireless LAN at 80 Mbps with OFDM is feasible in 0.35 μ m => 1/2 rate coded 155 Mbps will be available in 0.13 μ m
- dedicated algorithmic solutions for fast burst synchronization,
 FFT and equalization lead to a low-cost implementation
- Token flow results in reusable IP and scalability
- Integrated design flow allows algorithm/architecture trade-offs
- > 6 Gops/s and > 20 Gbit/s memory transfer require a multi-processor architecture with distributed memory
- => 'Programmable' ASIC links wireless and networking

