31 Asynchronous Sample Rate Converter (ASRC)

Sample rate converters (SRC) are frequently used in digital signal processing audio applications. The most frequently used sample rate conversions are off-loaded into hardware modules that are dedicated for filter processing and reduce the instruction processing load on the core, freeing it up for other tasks.

Features

The ASRC has the features shown in the list below.

- 4 Asynchronous stereo SRCs operating in slave mode are available in each DAI.
- Simple programming model.
- Controllable muting options (hardware, software and automatic).
- Automatically senses input and output sample frequencies.
- Supports left-justified, I²S, right-justified (16-,18-, 20-, 24-bits), and TDM serial port modes.
- Daisy-chain configuration in TDM modes (including between DAI0 and DAI1) for input and output ports to create a serial frame.
- Different protocols on input/output port allow format conversions.
- De-emphasis filter for 32, 44.1 and 48 kHz sampling frequencies.
- Up to 192 kHz sample rate input/output continuous sample ratios from 7.5:1 to 1:8.
- Group delay (latency of interpolation filter) is 16 samples.
- SNR from 128 to 140 dB (depending on processor model).
- Matched phase mode available to compensate for group delays.
- Can be used to de-jitter clocks in systems.

ADSP-SC58x ASRC Register List

Sample Rate Converter Module

Table 1: ADSP-SC58x ASRC Register List

Name	Description
ASRC_CTL01	Control Register for ASRC 0 and 1
ASRC_CTL23	Control Register for ASRC 2 and 3
ASRC_MUTE	Mute Register
ASRC_RAT01	Ratio Register for ASRC 0 and 1
ASRC_RAT23	Ratio Register for ASRC 2 and 3

SRU Programming

The SRU (signal routing unit) needs to be programmed in order to connect the ASRCs to the output pins or any other peripherals.

Clocking

The ASRC module work on *SCLK0* clock domain. A internal divided version of *SCLK* clock is generated and used as fundamental clock for ASRC module.

Functional Description

Conceptually, the sample rate converter interpolates the serial input data at a rate of 220 and samples the interpolated data stream by the output sample rate. In practice, a 64-tap FIR filter with 220 polyphases, a FIFO, a digital servo loop that measures the time difference between the input and output samples within 5 ps, and a digital circuit to track the sample rate ratio are used to perform the interpolation and output sampling.

ASRC Block Diagram

The **ASRC Block Diagram** figure shows a top level block diagram of the ASRC module and the **Core Architecture** figure shows architecture details.




Figure 1: ASRC Block Diagram




Figure 2: ASRC Core Architecture

I/O Ports

The I/O ports provide the interface through which data is transferred asynchronously into and out of the SRC modules. The SRC has a 3-wire interface for the serial input and output ports that supports left-justified, I²S, and right-justified (16-, 18-, 20-, 24-bit) modes. Additionally, the serial interfaces support TDM mode for daisy-chaining multiple SRCs to form a frame. The serial output data is dithered down to 20, 18, or 16 bits when 20-, 18-, or 16-bit output data is selected.

NOTE: The SRC converts the data from the serial input port to the sample rate of the serial output port. The sample rate at the serial input port can be asynchronous with respect to the output sample rate of the output serial port.

De-Emphasis Filter

The de-emphasis filter is used to de-emphasize audio data that has been emphasized.

Mute Control

When either the SRC starts up (or there is a change in sample ratio), the mute out signal (SRCx_MUTEOUT) is asserted (=1). The mute out signal stays high until the SRC settles on the new sample rate(s). While mute out is asserted high, the mute in signal should be asserted high as well. The mute in signal performs a soft mute of the audio input data when asserted and un-mutes the input audio data softly when de-asserted.

Note that it takes 4096 input port FS samples until the audio input data is completely muted and 4096 FS samples until the audio input data is completely un-muted.

SRC Core

As shown in the **ASRC Core Architecture** figure, the sample rate converter's RAM FIFO block adjusts the left and right input samples and stores them for the FIR filter's convolution cycle. The ASRCx_FS_IP counter provides the write address (for scaling) to the FIFO block and the ramp input to the digital-servo loop. The ROM stores the coefficients for the FIR filter convolution and performs a high-order interpolation between the stored coefficients. The sample rate ratio block measures the sample rate by dynamically altering the ROM coefficients and scaling the FIR filter length and input data. The digital-servo loop automatically tracks the SRCx_FS_IP and SRCx_FS_OP sample rates and provides the RAM and ROM start addresses for the start of the FIR filter convolution.

NOTE: Unlike other peripherals, the sample rate converters own local memories (RAM and ROM) which are dedicated for the purpose of sample rate conversion only.

The sample rate converter only operates asynchronously and is always a slave to the input and output ports.

RAM FIFO

The RAM FIFO receives the left and right input data and adjusts the amplitude of the data for both the soft muting of the SRC and the scaling of the input data by the sample rate ratio before storing the samples in RAM. The input data is scaled by the sample rate ratio because as the FIR filter length of the convolution increases, so does the amplitude of the convolution output. To keep the output of the FIR filter from saturating, the input data is scaled down by multiplying it by (SRCx_FS_0P)/(SRCx_FS_IP) when SRCx_FS_0P

Digital Servo Loop

The digital-servo loop is essentially a ramp filter that provides the initial pointer to the address in RAM and ROM for the start of the FIR convolution. The RAM pointer is the integer output of the ramp filter while the ROM pointer is the fractional part. The digital-servo loop must be able to provide excellent rejection of jitter on the SRCx_FS_IP and SRCx_FS_0P clocks as well as measure the arrival of the SRCx_FS_0P clock within 5 ps. The digital-servo loop also divides the fractional part of the ramp output by the ratio of (SRCx_FS_IP)/(SRCx_FS_0P) for the case when SRCx_FS_IP> SRCx_FS_0P, to dynamically alter the ROM coefficients.

The digital-servo loop is implemented with a multi-rate filter. To settle the digital-servo loop filter quickly at startup or at a change in the sample rate, a fast mode has been added to the filter. When the digital-servo loop starts up or the sample rate is changed, the digital-servo loop kicks into fast mode to adjust and settle on the new sample rate. Upon sensing the digital-servo loop settling down to some reasonable value, the digital-servo loop kicks into normal or slow mode. During fast mode, the SRCx_MUTE_OUT bit of the ASRC is asserted to mute the ASRC input which avoids clicks and pops.

FIR Filter

The FIR filter is a 64-tap filter in the case of SRCx_FS_0P<SRCx_FS_IP and is (SRCx_FS_IP)/(SRCx_FS_0P) \times 64 taps for the case when SRCx_FS_IP>SRCx_FS_0P. The FIR filter performs its convolution by loading in the starting address of the RAM address pointer and the ROM address pointer from the digital-servo loop at the start of the SRCx_FS_0P period. The FIR filter then steps through the RAM by decrementing its address by 1 for each tap, and the ROM pointer increments its address by the (SRCx_FS_0P/SRCx_FS_IP) \times 2²⁰ ratio for SRCx_FS_IP>SRCx_FS_0P or 2²⁰ for SRCx_FS_0P<SRCx_FS_IP. Once the ROM address rolls over, the convolution is complete. The convolution is performed for both the left and right channels, and the multiply/accumulate circuit used for the convolution is shared between the channels.

Sample Rate Sensing

The (SRCx_FS_IP)/(SRCx_FS_0P) sample rate ratio circuit is used to dynamically alter the coefficients in the ROM for the case when SRCx_FS_IP>SRCx_FS_0P. The ratio is calculated by comparing the output of an SRCx_FS_0P counter to the output of an SRCx_FS_IP counter. If ASRCx_FS_0P>SRCx_FS_IP, the ratio is held at one. If SRCx_FS_IP>SRCx_FS_0P, the sample rate ratio is updated if it is different by more than two SRCx_FS_0P periods from the previous SRCx_FS_0P to SRCx_FS_IP comparison. This is done to provide some hysteresis to prevent the filter length from oscillating and causing distortion.

Digital Filter Group Delay

The RAM in the FIFO is 512 words deep for both left and right channels. An offset of 16 samples to the write address, provided by the $SRCx_FS_IP$ counter, is added to prevent the RAM read pointer from overlapping the write address. The maximum decimation rate can be calculated from the RAM word is: depth = (512 - 16), 64 taps = 7.5:1.

The 64 samples effect latency in the interpolation filter. This latency (group delay) depends on interpolation or decimation ratio and is determined as follows:

Interpolation or Decimation Ratio (1): GDL = $16/f_{S-IN} + 32/f_{S-IN}$ seconds for SRC_FS_OP > SRC_FS_IP

Interpolation or Decimation Ratio (2): GDL = $16/f_{S_IN} + 32/f_{S_IN} \times f_{S_IN}/f_{S_OUT}$ seconds for SRC_FS_OP <SRC_FS_IP

Data Format

The **ASRC Data Frame Format by Protocol** figure shows the data input format for a frame (stereo data). The frame format is valid for all protocols. For models which do not support matched phase mode the 8-bit data field is ignored.

LEFT-JUSTIFIED, 12S, AND TDM MODES MATCHED-PHASE AUDIO DATA RIGHT CHANNEL, MATCHED-PHASE **AUDIO DATA LEFT CHANNEL, 24 BITS** DATA, 8 BITS **24 BITS** DATA, 8 BITS MSB (BIT-63) LSB (BIT-0) RIGHT-JUSTIFIED MODE MATCHED-PHASE AUDIO DATA RIGHT CHANNEL. AUDIO DATA I FET CHANNEL MATCHED-PHASE DATA, 8 BITS 16 BITS - 24 BITS DATA, 8 BITS 16 BITS - 24 BITS

Figure 3: ASRC Data Frame Format by Protocol

Operating Modes

The ASRC can operate in TDM, I²S, left-justified, right-justified, and bypass modes. The serial ports of the processor can be used for moving the ASRC data to/from the internal memory.

In I²S, left-justified and right-justified modes, the ASRCs operate individually. The serial data provided in the input port is converted to the sample rate of the output port.

TDM Input Mode

In TDM input port, several ASRCs can be daisy-chained together and connected to the serial input port of a SHARC processor or other processor (see the **TDM Input/Output Modes** figure). The ASRC IP contains

a 64-bit parallel load shift register. When the SRCx_FS_IP_I pulse arrives, each ASRC parallel loads its left and right data into the 64-bit shift register. The input to the shift register is connected to SRCx_DATA_IP_I, while the output is connected to SRCx_TDM_IP_0. By connecting the SRCx_TDM_IP_0 to the SRCx_DATA_IP_I of the next ASRC, a large shift register is created, which is clocked by SRCx_CLK_IP_I.

NOTE: The number of ASRCs that can be daisy-chained together is limited by the maximum frequency of $SRCx_CLK_xx_I$, refer to the data sheet for exact values. For example, if the maximum frequency of $SRCx_CLK_xx_I$ is x MHz, and the output sample rate is fS, then number of ASRCs (n) that can be connected in daisy chained fashion is: n 64 FS <= x MHz.

TDM Output Mode

As shown in the **TDM Input/Output Modes** figure, using the TDM output port several ASRCs can be daisy-chained together and connected to the SPORT of this or another processor. The ASRC OP contains a 64-bit parallel load shift register. When the ASRCx_FS_0P_I pulse arrives, each ASRC loads its left and right data into the 64-bit shift register. The input to the shift register is connected to ASRCx_TDM_0P_I, and the output is connected to SRCx_DAT_0P_0. By connecting the SRCx_DAT_0P_0 to the ASRCx_TDM_0P_I of the next ASRC, a large shift register is created, which is clocked by SRCx_CLK_0P_I.

As shown in **TDM Input/Output Modes**, with three ASRCs in a daisy-chain connection, the serial clock for input/or output port is defined as: $SCLK = 3 \times 64 \text{ FS} = 192 \text{ FS}$




Figure 4: TDM Input/Output Modes

Matched-Phase Mode

The matched phase mode of the sample rate converter, shown in **Typical Configuration for Matched-Phase Mode Operation**, is enabled by the ASRC_CTL01.MPHASE1 through ASRC_CTL23.MPHASE3 bits. This mode is used to match the phase (group delay) between two or more adjacent sample rate converters that are operating with the same input and output clocks.




Figure 5: Typical Configuration for Matched-Phase Mode Operation

Hysteresis of the (SRCx_FS_0P)/(SRCx_FS_IP) ratio circuit can cause phase mismatching between two ASRCs operating with the same input and output clocks. Since the hysteresis requires a difference of more than two SRCx_FS_0P periods to update the SRCx_FS_0P and SRCx_FS_IP ratios, two ASRCs may have differences in their ratios from 0 to 4 SRCx_FS_0P period counts. The (SRCx_FS_0P)/(SRCx_FS_IP) ratio adjusts the filter length of the ASRC, which corresponds directly with the group delay. Thus, the magnitude in the phase difference depends upon the resolution of the SRCx_FS_0P and SRCx_FS_IP counters. The greater the resolution of the counters, the smaller the phase difference error.

When the slave SRC MPHASE bit is set (=1), it accepts the sample rate ratio transmitted by another SRC, (the matched phase master) which has its MPHASE bit cleared (=0), through its serial output.

The phase master ASRC device transmits its SRCx_FS_0P/SRCx_FS_IP ratio through the data output pin (SRCx_DAT_0P_0) to the slave's ASRC's data input pins (SRCx_TDM_0P_I). The transmitted data (32-bit subframe) contains 24-bit data and 8-bits matched phase (see the ASRC Data Frame Format by Protocol figure).

The slave SRCs receive the 8-bit matched phase bits (instead of their own internally-derived ratio) if their SRCx_MPHASE bits set to 1, respectively. The SRCx_FS_IP and SRCx_FS_OP signals may be asynchronous with respect to each other in this mode. Note that there must be 64 SRCx_CLK_OP cycles per frame in matched-phase mode (2 24-bits data and 2 8-bits phase match).

NOTE: By default, matched phased data is sent on the SRCx_DAT_OP_O pin, but only if the SRCx_TDM_OP_ I pin is tied low. The slaves simply ignore the matched phased data if their ASRC_CTLO1.MPHASE1 through ASRC_CTL23.MPHASE3 bits are cleared (= 0).

Bypass Mode

When the ASRC_CTL01.BYP0 through ASRC_CTL23.BYP3 bits are set (=1), the input data bypasses the sample rate converter and is sent directly to the serial output port. Dithering is disabled. This mode is ideal when the input and output sample rates are the same and SRCx_FS_IP_I and SRCx_FS_OP_I are synchronous with respect to each other. In matched phase bypass mode, the SRCx_FS_OP_I should come at least one SRCx_CLK_xx_I period before SRCx_FS_IP_I. Cases where this is not met could result in data loss. For example, if internal SPORTS are used then SRCx_FS_OP_I and SRCx_FS_IP_I could be driven by different SPORTS so that the timing of these signals could be controlled by enabling them at different times. This mode can also be used for passing through non-audio data since no processing is performed on the input data.

De-Emphasis Mode

The ASRC_CTL01. DEEMPHASISO through ASRC_CTL23. DEEMPHASIS3 bits choose the type of de-emphasis filter based on the input sample rate for 32, 44.1 or 48 kHz sampling rates.

Dithering Mode

Serial output data is dithered¹down to 20, 18, or 16 bits when 20-, 18-, or 16-bit output data is selected. In the case of 20-, 18- and 16-bit word lengths, the least significant bits of the 24-bit word coming from the SRC into the serial output port are truncated. The DITHER_EN signal (not user configurable) automatically adds dithering to the 24-bit word before truncating to the appropriate output word length. The 21BIT_DITHER signal is used for the consumer version of the SRC to reduce the dynamic range performance to approximately 128 dB.

Muting Modes

The mute feature of the ASRC can be controlled automatically in hardware using the MUTE_IN signal by connecting it to the MUTE_OUT signal. Automatic muting can be disabled by setting (=1) the ASRC_MUTE. MUTEO through ASRC_MUTE. MUTEO bits.

NOTE: Note that by default, the ASRC_MUTE register connects the MUTE_IN signal to the MUTE_OUT signal, but not vice versa.

Soft Mute

When the ASRC_CTL01.SOFTMUTE0 throughASRC_CTL23.SOFTMUTE3 bits are set, the MUTE_IN signal is asserted, and the ASRC performs a soft mute by linearly decreasing the input data to the ASRC FIFO to zero, (-144 dB) attenuation as described for automatic hardware muting.

^{1.}The ASRC can be programmed to add triangular Probability Distribution Function (PDF) dither to the digital audio samples. It is advisable to add dither when the input word width exceeds the output word width, for example the input word is 20 bits and the output word is 16 bits. Triangular PDF is generally considered to create the most favorable noise shaping of the residual quantization noise.

A 12-bit counter, clocked by $SRCx_FS_IP_I$, is used to control the mute attenuation. Therefore, the time it takes from the assertion of $MUTE_IN$ to -144 dB, full mute attenuation is 4096 FS cycles. Likewise, the time it takes to reach 0 dB mute attenuation from the deassertion of $MUTE_IN$ is 4096 FS cycles.

Hard Mute

When the ASRC_CTL01. HARDMUTEO through ASRC_CTL23. HARDMUTE3 bits are set, the ASRC immediately mutes the input data to the ASRC FIFO to zero, (-144 dB) attenuation.

Auto Mute

When the ASRC_CTL01. AUTOMUTEO through ASRC_CTL23. AUTOMUTE3 bits are set, the ASRC communicates with the S/PDIF receiver peripheral to determine when the input should mute.

This mode is useful for automatic detection of non-PCM audio data received from the S/PDIF receiver.

Interrupts

The **Overview of ASRC Interrupts** table provides an overview of ASRC interrupts

Table 2: Overview of ASRC Interrupts

Default Programmable Interrupt	Sources	Masking	Service
INTR_DAI_IRQH	ASRC initialization	DAIn_IMASK_x	ROC from DAIn_IRPTL_x + RTI
INTR_DAI_IRQL	ASRC sample rate change		instruction

Sources

Each ASRC module drives one interrupt signal (mute out asserted). All these signals are connected into the DAI_IRPTL_H or DAI_IRPTL_L latch registers. The ASRC ports generate interrupts as described below.

SRC Mute Out

The SRC mute-out signal can be used to generate interrupts on their rising edge, falling edge, or both, depending on how the DAI interrupt mask registers (DAI_IMSK_RE/DAI_IMSK_FE) are programmed. This allows the generation of DAI_IRPTL_H/DAI_IRPTL_L interrupts either entering mute, exiting muting or both. The SRCx_MUTE_OUT interrupt is generated only once when the SRC is locked (after 4096 FS input samples) and after changes to the sample ratio. Hard mute, soft mute, and auto mute only control the muting of the input data to the SRC.

Masking

The DAI_IMSK_FE, DAI_IMSK_RE, and DAI_IMSK_PRI registers must be unmasked accordingly. The DAI_IRQH and DAI_IRQL signals are routed to the system event controller (SEC) and general interrupt controller (GIC).

Service

The ISR reads the DAI_IRPTL_H and DAI_IRPTL_L registers to clear the interrupt request.

Effect Latency

The total effect latency is a combination of the write effect latency (core access) plus the peripheral effect latency (peripheral specific).

Programming Model

The following is basic information on programming the ASRC module.

- 1. **Program the ASRC_CTL01 and ASRC_CTL23 registers and keep the ASRC_CTL01.ENO through ASRC_CTL23.EN3 bits cleared.**
- 2. Set the ASRC_CTL01. EN0 through ASRC_CTL23. EN3 bits. After 4096 input port FS cycles the ASRC has un-muted.

Debug Features

The asynchronous sample rate converter allow the bypass mode. When the ASRC_CTL01.BYP0 through ASRC_CTL23.BYP3 bits are set (=1), the input data bypasses the sample rate converter and is sent directly to the serial output port. This mode can be used for testing both ports when the input and output sample rates are at the same frequency, therefore both in- and output ports can be routed to the same serial clock and frame sync.

ADSP-SC58x ASRC Register Descriptions

Sample Rate Converter Module (ASRC) contains the following registers.

Table 3: ADSP-SC58x ASRC Register List

Name	Description
ASRC_CTL01	Control Register for ASRC 0 and 1
ASRC_CTL23	Control Register for ASRC 2 and 3
ASRC_MUTE	Mute Register
ASRC_RAT01	Ratio Register for ASRC 0 and 1
ASRC_RAT23	Ratio Register for ASRC 2 and 3

Control Register for ASRC 0 and 1

The $ASRC_CTL01$ register (read/write) controls the operating modes, filters, and data formats used in the ASRC modules 0 and 1.




Figure 6: ASRC_CTL01 Register Diagram

Table 4: ASRC_CTL01 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31	EN1	Enable SRC 1.
(R/W)		The ASRC_CTL01.EN1 bit enables SRC 1. When (set = 1), or when the sample rate (frame sync) between the input and output changes, the SRC begins its initialization routine where; 1) MUTE_OUT is asserted, 2) soft mute control counter for input samples is set to maximum attenuation (144 dB).
		Note that SRC power-up completion is finished by clearing the ASRC_RAT01.MUTEOUT1 bit.
		Writes to the ASRC_CTL01 register should be at least one cycle before setting the ASRC_CTL01.EN1 bit. When setting and clearing this bit, it should be held low for a minimum of 5 SCLK cycles.

 Table 4:
 ASRC_CTL01 Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration
	MPHASE1	Matched-phase Mode 1.
(R/W)		The ASRC_CTL01.MPHASE1 bit configures SRC1 to not use its own internally-generated sample rate ratio but use an externally-generated ratio. Used with TDM data.
		0 Matched phase slave disabled
		1 Matched phase slave enabled
29:28	LENOUT1	Length Output 1.
(R/W)		The ASRC_CTL01.LENOUT1 bit field selects the serial output word length on SRC1.
		0 24 bits
		1 20 bits
		2 18 bits
		3 16 bits
27:26	SMODEOUT1	Serial Mode Output 1.
(R/W)		The ASRC_CTL01.SMODEOUT1 bit field selects the serial output format on SRC1.
		0 Left-justified
		1 128
		2 TDM
		3 Right-justified
25	DITHER1	Dither Enable 1.
(R/W)		The ASRC_CTL01.DITHER1 bit enables dithering before truncation on SRC1 when a word length less than 24 bits is selected.
		0 Truncation only
		1 Dithering before truncation
24	SOFTMUTE1	Soft Mute 1.
(R/W)		The ASRC_CTL01.SOFTMUTE1 bit enables soft mute on SRC1.
		0 Unmute
		1 Mute
23:22	DEEMPHASIS1	De-emphasize Audio 1.
(R/W)		The ASRC_CTL01.DEEMPHASIS1 bits are used to de-emphasize audio data that has been emphasized. The type of de-emphasis filter is based on the input sample rate (SRCx_FS_IP_I signal).
		0 No de-emphasis
		1 32 kHz
		2 44.1 kHz
		3 48 kHz
21	BYP1	Bypass 1.
(R/W)		The ASRC_CTL01.BYP1 bit makes the output of SRC1 the same as the input.

 Table 4:
 ASRC_CTL01 Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration
20:18	SMODEIN1	Serial Mode Input 1.
(R/W)		The ASRC_CTL01.SMODEIN1 bit field selects the serial input format for SRC1.
		0 left-justified
		1 I2S
		2 TDM
		4 24-bit right-justified
		5 20-bit right-justified
		6 18-bit right-justified
		7 16-bit right-justified
17	AUTOMUTE1	Auto Hard Mute 1.
(R/W)		The ASRC_CTL01.AUTOMUTE1 bit auto hard mutes SRC1 when non audio is asserted by the SPDIF receiver.
		0 Unmute
		1 Mute
16	HARDMUTE1	Hard Mute 1.
(R/W)		The ASRC_CTL01.HARDMUTE1 bit hard mutes SRC1.
		0 Unmute
		1 Mute
15	EN0	Enable SRC 0.
(R/W)		The ASRC_CTLO1.ENO bit enables SRC 0. When (set =1), or when the sample rate (frame sync) between the input and output changes, the SRC begins its initialization routine where; 1) MUTE_OUT is asserted, 2) soft mute control counter for input samples is set to maximum attenuation (144 dB).
		Note that SRC power-up completion is finished by clearing the ASRC_RAT01.MUTEOUT0 bit.
		Writes to the ASRC_CTL01 register should be at least one cycle before setting the ASRC_CTL01.EN0 bit. When setting and clearing this bit, it should be held low for a minimum of 5 CLK cycles.
14	MPHASE0	Matched-phase Mode 0.
(R/W)		The ASRC_CTL01.MPHASE0 bit configures SRC0 to not use its own internally-generated sample rate ratio but use an externally-generated ratio. Used with TDM data.
		0 Matched phase slave disabled
		1 Matched phase slave enabled

 Table 4:
 ASRC_CTL01 Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration
13:12	LENOUT0	Length Output 0.
(R/W)		The ASRC_CTL01.LENOUTO bit field selects the serial output word length on SRCO.
		0 24 bits
		1 20 bits
		2 18 bits
		3 16 bits
11:10	SMODEOUT0	Serial Mode Output 0.
(R/W)		The ASRC_CTL01.SMODEOUTO bit field selects the serial output format on SRCO.
		0 Left-justified
		1 I2S
		2 TDM
		3 Right-justified
9	DITHER0	Dither Enable 0.
(R/W)		The ASRC_CTL01.DITHERO bit enables dithering before truncation on SRCO when a word length less than 24 bits is selected.
		0 Truncation only
		1 Dithering before truncation
8	SOFTMUTE0	Soft Mute 0.
(R/W)		The ASRC_CTL01.SOFTMUTEO bit enables soft mute on SRCO.
		0 Unmute
		1 Mute
7:6	DEEMPHASIS0	De-emphasize Audio 0.
(R/W)		The ASRC_CTL01.DEEMPHASISO bits are used to de-emphasize audio data that has been emphasized. The type of de-emphasis filter is based on the input sample rate (SRCx_FS_IP_I signal).
		0 No de-emphasis
		1 32 kHz
		2 44.1 kHz
		3 48 kHz
5	BYP0	Bypass 0.
(R/W)		The ASRC_CTL01.BYP0 bit makes the output of SRC0 the same as the input.

 Table 4:
 ASRC_CTL01 Register Fields (Continued)

4:2 SMODEIN0 Serial Mode Input 0. The ASRC_CTL01.SMODEIN0 bit field selects the serial input format for SRCO. 0 left-justified 1 I2S 2 TDM 4 24-bit right-justified 5 20-bit right-justified 6 18-bit right-justified 7 16-bit right-justified 1 AUTOMUTEO Auto Hard Mute 0. The ASRC_CTL01.AUTOMUTEO bit auto hard mutes SRCO when non audio is asserted by the SPDIF receiver. 0 Unmute 1 Mute 0 HARDMUTEO Hard Mute 0. The ASRC_CTL01.HARDMUTEO bit hard mutes SRCO. 0 Unmute	Bit No. (Access)	Bit Name	Description/Enumeration
O left-justified 1 12S 2 TDM 4 24-bit right-justified 5 20-bit right-justified 6 18-bit right-justified 7 16-bit right-justified 1 16-bit right-justified 1	4:2	SMODEIN0	Serial Mode Input 0.
1 I2S 2 TDM 4 24-bit right-justified 5 20-bit right-justified 6 18-bit right-justified 7 16-bit right-justified 1 AUTOMUTE0 Auto Hard Mute 0. The ASRC_CTL01.AUTOMUTE0 bit auto hard mutes SRC0 when non audio is asserted by the SPDIF receiver. 0 Unmute 1 Mute HARDMUTE0 Hard Mute 0. The ASRC_CTL01.HARDMUTE0 bit hard mutes SRC0. Unmute	(R/W)		The ASRC_CTL01.SMODEINO bit field selects the serial input format for SRCO.
2 TDM			0 left-justified
4 24-bit right-justified 5 20-bit right-justified 6 18-bit right-justified 7 16-bit right-justified AUTOMUTE0 Auto Hard Mute 0. The ASRC_CTL01.AUTOMUTE0 bit auto hard mutes SRC0 when non audio is asserted by the SPDIF receiver. 0 Unmute 1 Mute HARDMUTE0 HARDMUTE0 Hard Mute 0. The ASRC_CTL01.HARDMUTE0 bit hard mutes SRC0. Unmute			1 I2S
5 20-bit right-justified 6 18-bit right-justified 7 16-bit right-justified AUTOMUTE0 Auto Hard Mute 0. The ASRC_CTL01.AUTOMUTE0 bit auto hard mutes SRC0 when non audio is asserted by the SPDIF receiver. 0 Unmute 1 Mute HARDMUTE0 Hard Mute 0. The ASRC_CTL01.HARDMUTE0 bit hard mutes SRC0. 0 Unmute			2 TDM
6 18-bit right-justified 7 16-bit right-justified 16-bit righ			4 24-bit right-justified
AUTOMUTE0 Auto Hard Mute 0. The ASRC_CTL01.AUTOMUTE0 bit auto hard mutes SRC0 when non audio is asserted by the SPDIF receiver. Unmute			5 20-bit right-justified
Auto Hard Mute 0. (R/W) Auto Hard Mute 0. The ASRC_CTL01.AUTOMUTE0 bit auto hard mutes SRC0 when non audio is asserted by the SPDIF receiver. 0 Unmute 1 Mute Hard Mute 0. (R/W) Hard Mute 0. The ASRC_CTL01.HARDMUTE0 bit hard mutes SRC0. 0 Unmute			6 18-bit right-justified
The ASRC_CTL01.AUTOMUTE0 bit auto hard mutes SRC0 when non audio is asserted by the SPDIF receiver. O Unmute			7 16-bit right-justified
the SPDIF receiver. O Unmute	1	AUTOMUTE0	Auto Hard Mute 0.
1 Mute 0 HARDMUTE0 Hard Mute 0. (R/W) The ASRC_CTL01.HARDMUTE0 bit hard mutes SRC0. 0 Unmute	(R/W)		· ·
0 HARDMUTE0 Hard Mute 0. (R/W) The ASRC_CTL01.HARDMUTE0 bit hard mutes SRC0. Unmute			0 Unmute
The ASRC_CTL01.HARDMUTE0 bit hard mutes SRC0. Unmute			1 Mute
0 Unmute	0	HARDMUTE0	Hard Mute 0.
	(R/W)		The ASRC_CTL01.HARDMUTEO bit hard mutes SRCO.
1 Muto (default)			0 Unmute
i Mute (defauit)			1 Mute (default)

Control Register for ASRC 2 and 3

The $ASRC_CTL23$ register (read/write) controls the operating modes, filters, and data formats used in the sample rate converter modules 2 and 3.




Figure 7: ASRC_CTL23 Register Diagram

Table 5: ASRC_CTL23 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31	EN3	Enable SRC 3.
(R/W)		The ASRC_CTL23.EN3 bit enables SRC 3. When (set =1), or when the sample rate (frame sync) between the input and output changes, the SRC begins its initialization routine where; 1) MUTE_OUT is asserted, 2) soft mute control counter for input samples is set to maximum attenuation (144 dB).
		Note that SRC power-up completion is finished by clearing the ASRC_RAT23.MUTEOUT3 bit.
		Writes to the ASRC_CTL23 register should be at least one cycle before setting the ASRC_CTL23.EN3 bit. When setting and clearing this bit, it should be held low for a minimum of 5 CLK cycles.

 Table 5:
 ASRC_CTL23 Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration
30 M	PHASE3	Matched-phase Mode 3.
(R/W)		The ASRC_CTL23.MPHASE3 bit configures SRC3 to not use its own internally-generated sample rate ratio but use an externally-generated ratio. Used with TDM data.
		0 Matched phase slave disabled
		1 Matched phase slave enabled
29:28 LE	ENOUT3	Length Output 3.
(R/W)		The ASRC_CTL23.LENOUT3 bit field selects the serial output word length on SRC3.
		0 24 bits
		1 20 bits
		2 18 bits
		3 16 bits
27:26 SN	MODEOUT3	Serial Mode Output 3.
(R/W)		The ASRC_CTL23.SMODEOUT3 bit field selects the serial output format on SRC3.
		0 Left-justified
		1 I2S
		2 TDM
		3 Right-justified
25 DI	ITHER3	Dither Enable 3.
(R/W)		The ASRC_CTL23.DITHER3 bit enables dithering before truncation on SRC3 when a word length less than 24 bits is selected.
		0 Truncation only
		1 Dithering before truncation
24 SC	DFTMUTE3	Soft Mute 3.
(R/W)		The ASRC_CTL23.SOFTMUTE3 bit enables soft mute on SRC3.
		0 Unmute
		1 Mute
23:22 DI	EEMPHASIS3	De-emphasize Audio 3.
(R/W)		The ASRC_CTL23. DEEMPHASIS3 bits are used to de-emphasize audio data that has been emphasized. The type of de-emphasis filter is based on the input sample rate (SRCx_FS_IP_I signal).
		0 No de-emphasis
		1 32 kHz
		1 32 kHz 2 44.1 kHz
21 BY	Υ Ρ3	2 44.1 kHz

 Table 5:
 ASRC_CTL23 Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration
20:18	SMODEIN3	Serial Mode Input 3.
(R/W)		The ASRC_CTL23. SMODEIN3 bit field selects the serial input format for SRC3.
		0 left-justified
		1 I2S
		2 TDM
		4 24-bit right-justified
		5 20-bit right-justified
		6 18-bit right-justified
		7 16-bit right-justified
17	AUTOMUTE3	Auto Hard Mute 3.
(R/W)		The ASRC_CTL23.AUTOMUTE3 bit auto hard mutes SRC3 when non audio is asserted by the SPDIF receiver.
		0 Unmute
		1 Mute
16	HARDMUTE3	Hard Mute 3.
(R/W)		The ASRC_CTL23. HARDMUTE3 bit hard mutes SRC3.
		0 Unmute
		1 Mute
15	EN2	Enable SRC 2.
(R/W)		The ASRC_CTL23.EN2 bit enables SRC 2. When (set =1), or when the sample rate (frame sync) between the input and output changes, the SRC begins its initialization routine where; 1) MUTE_OUT is asserted, 2) soft mute control counter for input samples is set to maximum attenuation (144 dB). Note that SRC power-up completion is finished by clearing the ASRC_RAT23.MUTEOUT2
		bit.
		Writes to the ASRC_CTL23 register should be at least one cycle before setting the ASRC_CTL23.EN2 bit. When setting and clearing this bit, it should be held low for a minimum of 5 CLK cycles.
14	MPHASE2	Matched-phase Mode 2.
(R/W)		The ASRC_CTL23.MPHASE2 bit configures SRC2 to not use its own internally-generated sample rate ratio but use an externally-generated ratio. Used with TDM data.
		0 Matched phase slave disabled
		1 Matched phase slave enabled

 Table 5:
 ASRC_CTL23 Register Fields (Continued)

Bit No. (Access)	Bit Name	Description/Enumeration	
13:12	LENOUT2	Length Output 2.	
(R/W)		The ASRC_CTL23.LENOUT2 bit field selects the serial output word length on SRC2.	
		0 24 bits	
		1 20 bits	
		2 18 bits	
		3 16 bits	
11:10	SMODEOUT2	Serial Mode Output 2.	
(R/W)		The ASRC_CTL23.SMODEOUT2 bit field selects the serial output format on SRC2.	
		0 Left-justified	
		1 I2S	
		2 TDM	
		3 Right-justified	
9	DITHER2	Dither Enable 2.	
(R/W)		The ASRC_CTL23.DITHER2 bit enables dithering before truncation on SRC2 when a word length less than 24 bits is selected.	
		0 Truncation only	
		1 Dithering before truncation	
8	SOFTMUTE2	Soft Mute 2.	
(R/W)		The ASRC_CTL23.SOFTMUTE2 bit enables soft mute on SRC2.	
		0 Unmute	
		1 Mute	
7:6	DEEMPHASIS2	De-emphasize Audio 2.	
(R/W)		The ASRC_CTL23.DEEMPHASIS2 bits are used to de-emphasize audio data that has been emphasized. The type of de-emphasis filter is based on the input sample rate (SRCx_FS_IP_I signal).	
		0 No de-emphasis	
		1 32 kHz	
		2 44.1 kHz	
		3 48 kHz	
5	BYP2	Bypass 2.	
(R/W)		The ASRC_CTL23.BYP2 bit makes the output of SRC2 the same as the input.	

Table 5:	ASRC	CTL23 Register	Fields	(Continued)

Bit No. (Access)	Bit Name	Description/Enumeration
4:2	SMODEIN2	Serial Mode Input 2.
(R/W)		The ASRC_CTL23.SMODEIN2 bit field selects the serial input format for SRC2.
		0 left-justified
		1 I2S
		2 TDM
		4 24-bit right-justified
		5 20-bit right-justified
		6 18-bit right-justified
		7 16-bit right-justified
1	AUTOMUTE2	Auto Hard Mute 2.
(R/W)		The ASRC_CTL23.AUTOMUTE2 bit auto hard mutes SRC2 when non audio is asserted by the SPDIF receiver.
		0 Unmute
		1 Mute
0	HARDMUTE2	Hard Mute 2.
(R/W)		The ASRC_CTL23. HARDMUTE2 bit hard mutes SRC2.
		0 Unmute
		1 Mute

Mute Register

This register connects an ASRCx mute input and output when the mute bit is cleared (=0). This allows ASRCx to automatically mute input while the ASRC is initializing (0 = automatic muting and 1 = manual muting). Bit 0 controls ASRC0, bit 1 controls ASRC1, bit 2 controls ASRC2, and bit 3 controls ASRC3.




Figure 8: ASRC_MUTE Register Diagram

Table 6: ASRC_MUTE Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
3	MUTE3	Mute ASRC3.
(R/W)		The ASRC_MUTE.MUTE3 bit automatically mutes ASCR3 output when cleared (=0).
2	MUTE2	Mute ASRC2.
(R/W)		The ASRC_MUTE.MUTE2 bit automatically mutes ASCR2 output when cleared (=0).
1	MUTE1	Mute ASRC1.
(R/W)		The ASRC_MUTE.MUTE1 bit automatically mutes ASCR1 output when cleared (=0).
0	MUTE0	Mute ASRC0.
(R/W)		The ASRC_MUTE.MUTEO bit automatically mutes ASCRO output when cleared (=0).

Ratio Register for ASRC 0 and 1

The ASRC_RAT01 register report the mute and I/O sample ratio for ASRC0 and ASRC1.




Figure 9: ASRC_RAT01 Register Diagram

Table 7: ASRC_RAT01 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31	MUTEOUT1	Mute Status for ASRC1.
(R/NW)		The ASRC_RAT01.MUTEOUT1 bit field reports the status of the MUTE_OUT signal. Once the SRCx_MUTEOUT signal is cleared, the ratio can be read. When ASRC1 is enabled or there is a change in the sample ratio, the MUTE_OUT signal is asserted.
		The MUTE_OUT signal remains asserted until the digital servo loops internal fast settling mode is complete. When the digital servo loop has switched to slow settling mode, the MUTE_OUT signal is deasserted.

Table 7:	ASRC	RAT01	Register	Fields	(Continued)	١
Tubic / .	/\J\\	_11/11/01	ricgister	i icias	(Continuca)	,

Bit No. (Access)	Bit Name	Description/Enumeration
30:16	RATIO1	Sampling Ratio of Frame Syncs for ASRC1.
(R/NW)		The ASRC_RAT01.RAT101 bit field is read to find the ratio of output to input sampling frequency for ASRC1 (SRCx_FS_OP_I/SRCx_FS_IP_I). This ratio is reported in 4.11 (integer.fraction) format where the 15-bit value of the normal binary number is comprised of 4 bits for the integer and 11 bits for the fraction.
15	MUTEOUT0	Mute Status for ASRC0.
(R/NW)		The ASRC_RAT01.MUTEOUT0 bit field reports the status of the MUTE_OUT signal. Once the SRCx_MUTEOUT signal is cleared, the ratio can be read. When ASRC0 is enabled or there is a change in the sample ratio, the MUTE_OUT signal is asserted.
		The MUTE_OUT signal remains asserted until the digital servo loops internal fast settling mode is complete. When the digital servo loop has switched to slow settling mode, the MUTE_OUT signal is deasserted.
14:0	RATIO0	Sampling Ratio of Frame Syncs for ASRC0.
(R/NW)		The ASRC_RAT01.RAT100 bit field is read to find the ratio of output to input sampling frequency for ASRC0 (SRCx_FS_OP_I/SRCx_FS_IP_I). This ratio is reported in 4.11 (integer.fraction) format where the 15-bit value of the normal binary number is comprised of 4 bits for the integer and 11 bits for the fraction.

Ratio Register for ASRC 2 and 3

The ASRC_RAT23 register report the mute and I/O sample ratio for ASRC0 and ASRC1.




Figure 10: ASRC_RAT23 Register Diagram

Table 8:ASRC_RAT23 Register Fields

Bit No. (Access)	Bit Name	Description/Enumeration
31	MUTEOUT3	Mute Status for ASRC3.
(R/NW)		The ASRC_RAT23.MUTEOUT3 bit field reports the status of the MUTE_OUT signal. Once the SRCx_MUTEOUT signal is cleared, the ratio can be read. When ASRC3 is enabled or there is a change in the sample ratio, the MUTE_OUT signal is asserted.
		The MUTE_OUT signal remains asserted until the digital servo loops internal fast settling mode is complete. When the digital servo loop has switched to slow settling mode, the MUTE_OUT signal is deasserted.
30:16	RATIO3	Sampling Ratio of Frame Syncs for ASRC3.
(R/NW)		The ASRC_RAT23.RAT103 bit field is read to find the ratio of output to input sampling frequency for ASRC3 (SRCx_FS_OP_I/SRCx_FS_IP_I). This ratio is reported in 4.11 (integer.fraction) format where the 15-bit value of the normal binary number is comprised of 4 bits for the integer and 11 bits for the fraction.
15	MUTEOUT2	Mute Status for ASRC2.
(R/NW)		The ASRC_RAT23.MUTEOUT2 bit field reports the status of the MUTE_OUT signal. Once the SRCx_MUTEOUT signal is cleared, the ratio can be read. When ASRC2 is enabled or there is a change in the sample ratio, the MUTE_OUT signal is asserted.
		The MUTE_OUT signal remains asserted until the digital servo loops internal fast settling mode is complete. When the digital servo loop has switched to slow settling mode, the MUTE_OUT signal is deasserted.
14:0	RATIO2	Sampling Ratio of Frame Syncs for ASRC2.
(R/NW)		The ASRC_RAT23.RAT102 bit field is read to find the ratio of output to input sampling frequency for ASRC2 (SRCx_FS_OP_I/SRCx_FS_IP_I). This ratio is reported in 4.11 (integer.fraction) format where the 15-bit value of the normal binary number is comprised of 4 bits for the integer and 11 bits for the fraction.

ASYNCHRONOUS SAMPLE RATE CONVERTER (ASRC) ADSP-SC58x ASRC REGISTER DESCRIPTIONS