

The 7501/8501 CPU used in the x264 series is not much different from the 6510 that was used in the C64. Mapping of most pins is straightforward. Some signals change names but they are obviously the same.

6510s were working at 1MHz in the C64, while the x264 design is able to push them to nearly 2 MHz during video blanking. Since most 6510s seem to be pretty forgiving in this regard, we are left with two issues:

– GATE\_IN: There is a lot of myth and inaccuracy about the purpose of this pin that is not available on the 6510. Here's a quote from the TED System Hardware Manual that should clarify things:

"GATE IN: TTL level input, used to gate the R/W line to prevent the R/W line from going low during a read cycle, before RAS and CAS go high (resulting in a Read/Write cycle). Normally connected to the MUX line in a system configuration to synchronize the DRAM memory cycle to the processor clock cycle.

If AEC is low when Gate In makes a low to high transition, the R/W line will go to a high impedance until the next transition of the Gate In line and AEC is high prior to the transition."

This is confirmed by some guys who recently decapped an 8501 and analyzed its die, please see <http://forum.6502.org/viewtopic.php?f=4&t=6617>.

A forum thread (<http://www.softwolves.com/arkiv/cbm-hackers/16/16855.html>) seems to suggest that when using DRAMs the signal is pretty useless, but it would be needed if SRAMs were used. I'm not sure this is correct and I really can't judge by myself, but since experience shows that leaving GATE\_IN unconnected doesn't "seem" to hurt, we'll go with that for the moment, but for the future we might do something along the lines of this quote from Bil Herd himself:

"[During the development of the x264 family, where we were using 6510 CPUs] I think I did the Gated Read/Write with a 74LS73 only I drove the R/W line high, not HiZ."

– I/O Port: The 8501 has a 7-bit I/O port while the 6510 only has a 6-bit, plus the exposed bits are numbered differently, so some remapping is needed, which implies that some modding to the KERNAL is required as well. I decided to follow what Andrew Challis did at <http://hackjunk.com/2017/06/23/commodore-16-plus-4-8501-to-6510-cpu-conversion/>. So, the 6510 socket is basically Andy's adapter built into the mainboard. If you go with a 6510 you will need to use his modified KERNAL and to solder the diode and resistor at D/R93. This comes at a compromise though:

- Disk fastloaders will not work (unless they are modified themselves to match our pin shuffling).
- The Datasette motor will spin whenever one of its keys is pressed, the computer will no longer be able to control it.

I think these drawbacks are acceptable, as most fastloaders won't work anyway when using an SD2IEC, which is what most people do these days, I guess, while the loss of tape control isn't much of an issue in itself. Make sure to send a small donation to Andy if you go this way.

Licensed under CC BY-NC-SA 4.0

**SukkoPera**

Sheet: /CPU/

File: cpu.sch

**Title: LittleSixteen**



Size: A4 Date: 2021-11-17

KiCad E.D.A. kicad 5.1.12


**Rev: 4git**

Id: 2/14

## CLOCK GENERATION





### ALTERNATIVE DISCRETE OSCILLATOR



This can replace the whole circuit above.  
If a DFO is mounted, PAL/NTSC switching becomes a breeze ;)

### (EXPERIMENTAL) DIRECT TED AUDIO OUTPUT



Licensed under CC BY-NC-SA 4.0

**SukkoPera**

Sheet: /TED/

File: ted.sch

**Title: LittleSixteen**

Size: A4 Date: 2024-02-05

KiCad E.D.A. kicad 5.1.12

**Rev: 4git**


Id: 3/14

## PLA - 2 -

Generates:

- High RAM address bits, depending on the contents of the \$FD16 register, implementing the Hannes logic
- CS signals for joystick buffers, with the possibility of swapping them

— WE USE A SINGLE STATIC RAM CHIP  
— WE SUPPORT A HANNES-STYLE MECHANISM FOR RAM EXPANSION TO UP TO 512 KB



Licensed under CC BY-NC-SA 4.0

SukkoPera

Sheet: /RAM/

File: ram.sch


**Title: LittleSixteen**

Size: A4 Date: 2023-07-10

KiCad E.D.A. kicad 5.1.12

Rev: 4git

Id: 4/14






# DATASSETTE INTERFACE

These are protection diodes retrofitted after production on "some" C16s I've seen. These seem different from the 1n4148 that are retrofitted on p6/p7 on the same board, since those clearly say 1n4148 on their bodies, while these have a color coding of yellow (thick/cathode), brown, yellow, grey (or light blue?), which... erm, would make them 1n4148. Multimeter says their Voltage drops are 0.555V and 0.561V while it says 0.323 for the others (all measures in-circuit).


tape\_sense 6  
tape\_wr 5  
tape\_read 4  
tape\_mtr 3  
tape\_+5v 2  
tape\_gnd 1

CN93  
C64\_STYLE\_CASSETTE



# SERIAL BUS (OR 1541 DISK DRIVE)


These (and the ones below) are more retrofitted protection diodes, these are present on most C16s I've seen. Note that these protection diodes have been added on all pins going straight to the CPU from the outside world.




Id: 8/14




## POWER-ON RESET + RESET SWITCH




## POWER REGULATION




## POWER LED



## SPARES



## SID AUX VOLTAGE GENERATION



Licensed under CC BY-NC-SA 4.0

**SukkoPera**

Sheet: /Power & Misc/

File: misc.sch




**Title: LittleSixteen**

Size: A4 Date: 2023-07-12

KiCad E.D.A. kicad 5.1.12

**Rev: 4git**

Id: 9/14



Licensed under CC BY-NC-SA 4.0

**SukkoPera**

Sheet: /PLA & Chip Selection/

File: pla.sch


**Title: LittleSixteen**


Size: A4 Date: 2021-11-05

KiCad E.D.A. kicad 5.1.12




**Rev: 4git**

Id: 10/14





## RF MODULATOR REPLACEMENT



Licensed under CC BY-NC-SA 4.0

**SukkoPera**

Sheet: /Audio/Video Output/  
File: avout.sch

**Title: LittleSixteen**


Size: A4 Date: 2022-08-18

KiCad E.D.A. kicad 5.1.12

**Rev: 4git**


Id: 12/14

## RS-232 INTERFACE (TTL LEVEL)




## PLA - 3 -


- Generates:
- Control signals for the Hannes RAM Expansion register at \$FD16
  - CS for the User Port MOS 6529 (or replacement) at \$FD10 only, named CASSETTE here
  - Other control signals for the User Port MOS 6529 replacement circuit





## USER PORT CONNECTOR




## "PARALLEL" PORT



## MOS 6529 REPLACEMENT CIRCUIT BY DANIEL MANTIONE



SPARES FOR LATER...



Licensed under CC BY-NC-SA 4.0

**SukkoPera**

Sheet: /User Port/

File: userport.sch

**Title: LittleSixteen**



Size: A3 Date: 2023-02-14

KiCad E.D.A. kicad 5.1.12

Rev: 4git

Id: 13/14

THE CIRCUIT ON THIS PAGE WAS HEAVILY DERIVED FROM  
THE RESEED PROJECT: <https://github.com/SukkoPera/ReSeed>.  
PLEASE REFER TO THE PROJECT PAGE FOR DETAILS AND FURTHER  
INFORMATION.



Rev: 4glt  
Id: 14/14