



RS-232 INTERFACE (TTL LEVEL)





PIA - 3 -

VCC

U22B MOS_6529


_ C42

C43


GND

Generates:


- Control signals for the Hannes RAM Expansion register at \$FD16
- CS for the User Port MOS 6529 (or replacement) at \$FD10 only, named CASSETTE here
- Other control signals for the User Port MOS 6529 replacement circuit




USER PORT CONNECTOR



"PARALLEL" PORT



MOS 6529 REPLACEMENT CIRCUIT BY DANIËL MANTIONE



SPARES FOR LATER...





Licensed under CC BY-NC-SA 4.0 SukkoPera Sheet: /User Part/ File: userport.sch Title: LittleSixteen Size: A3 Date: 2023-02-14 KiCad E.D.A. kicad 5.1.12 ld: 13/14




THE CIRCUIT ON THIS PAGE WAS HEAVILY DERIVED FROM THE RESEED PROJECT: https://github.com/SukkoPera/ReSeed.


PLEASE REFER TO THE PROJECT PAGE FOR DETAILS AND FURTHER INFORMATION.





CLOCK GENERATION IS DONE DIFFERENTLY FROM RESEED, HERE WE USE A D-TYPE FUP-FLOP IN A FREQUENCY DIVIDER CONFIGURATION SINCE THE 72-M IS TRISGENED ON THE POSITIVE EDGE, WE NEED ON THE POSITIVE EDGE, WE NEED ON THE POSITIVE EDGE, WE NEED ON THE FALLING EDGE. THE FINAL RESULT IS THE SAME AS WITH THE COM-520 CIRCUIT WE USE ON RESEED AND WE SAWE ANDTHER FLIP-FLOP FOR OTHER PURPOSES. IT'S HARD TO PREDICT IN A JOANCE WHERE THE RESET SIGNAL SHOULD GO, SO WE KEEP OPEN TO ALL POSSIBILITIES.





D5-7 ARE EXPECTED TO READ AS HIGH BY SOME SOFTWARE, EVEN THOUGH THEIR VALUE IS ACTUALLY MEANINGLESS...

Licensed under	CC BY-NC-SA 4.0	
SukkoPera		
Sheet: /SID!/		
File: sid.sch		
Title: Little	Sixteen	
Size: A3	Date: 2023-02-16	Rev: 4git
KiCad E.D.A. kicad 5.1.12		ld: 14/14
	7	' 8