

SYSTEM VERILOG

ESSENTIALS NOTES

(UDEMY)

System Verilog

Generator class → Generate Stimuli for DUT and sonal driver class.

Pores

- Global Signal (clock & reset) ✓
- Control Signal (readaddr, Waddr, Wr, OE)
- Data signal (tdata, Wdata)

testbench.sv

(Initial block)

module tb();

reg a = 0;

initial a = 1 /

initial

{ begin
a = 1;
#10
a = 2;

and

} initial block start
of simulation is
executed.

endmodule

DUT (Design under test)

CLASSMATE

Date _____

Page _____

Usage of Initial block

module tb();

initial begin

\$dumpfile("dump.vcd"); } Analyze waveform

\$dumpvars;

end

endmodule.

'timescale 1ns/1ps.

Module tb();

reg clk;

reg rest; → reg [23:0] temp;

initial begin

clk=0; OR 1'b0;

rest=0; → Global signal

temp=4'b0000;

end
#10;

temp=4'b0001;

2. Random Signal

3. System task at the Start of Simulation.

{ initial begin

 \$monitor ("Temp: %d at time : %0t", temp, \$time);
 and

4) Analyzing value of variable on console.

5) Stop Simulation by forcefully calling


initial begin

#200;


\$finish();

and

and module.



Datatypes



variable

Floating point (real)

Fixed point

2 state (0,1)

4 - State (0,1,x,z)

Signed

8-bit → byte

16-bit → shortint

32-bit → int


64-bit → longint

unsigned

bit [7:0]

bit [15:0]

bit [31:0]



integer count;

always @ (posedge clk)

begin

count <= count + 1;

assign y = count;

Declaring Array

module tb;

cores

bit arr1[8];

bit arr2[] = {1, 0, 1, 1};

initial begin

\$display ("size of arr1 : %0d", \$size(arr1));

\$display ("size of arr2 : %0d", \$size(arr2));

end

endmodule

module tb;

bit arr1[8];

bit arr2[] = {1, 0, 1, 1};

initial begin

\$display ("size of arr1 : %0d", size(arr1));

\$display ("value of first element of arr1%0d", arr1[0],
arr1[1] = 1);

\$display ("value of first element of arr2%0d", arr2[0]);

\$display ("Value of all elements of arr2 %0p", arr2);

end

endmodule.

Array Initialization

\nearrow Unique value
 $\text{arr1}[] = \{1, 2, 5, 4, 5\}$

Repetitive value

\searrow Default value.
 $\text{arr1}[] = \{\text{default}, 0\}$

$\text{arr1}[] = \{6\}$

Uninitialised array

```
bit arr[5];  
= {0, 0, 0, 0, 0}  
(zero)
```

```
logic arr[5];  
{x, x, x, x, x}  
(dont care)
```

```
int arr[5] = '{ 5{0}};
```

O/P - {0, 0, 0, 0, 0}

```
int arr[10] = '{ default: 2};
```

O/P - {2, 2, 2, 2, 2, 2, 2, 2, 2, 2}

Repetitive Operations

for loop

for loop

module tb;

```
int arr[10];
```

```
int i;
```

initial begin

```
for(i=0; i<9; i=i+1) begin
```

```
arr[i] = i*i;
```

end

```
$display( "arr: %0p", arr);
```

```
end
```

endmodule

// {0, 1, 4, 9, 16, ... 81}

Uninitialised array

bit arr[5];
= {0, 0, 0, 0, 0}
(zero)

logic arr[5];
{X, X, X, X, X}
(dont care)


int arr[5] = '{5{0}};

O/P - {0, 0, 0, 0, 0}

int arr[10] = '{default: 2};

O/P - {2, 2, 2, 2, 2, 2, 2, 2, 2, 2}

Repetitive Operations



Module tb;

int arr[10];

int i;

initial begin

for (i=0; i<9; i=i+1) begin

arr[i] = i*i;

end

\$display ("arr: %0dP", arr);

end

endmodule

// {0, 1, 4, 9, 16, ... 81}

~~module tb;~~
~~int arr[10];~~
~~int i;~~
~~foreach (arr[j]) begin~~
~~arr[j] = j;~~
~~\$display ("%d", arr);~~

For each

Module tb:

```
int arr[10]
```

```
initial begin
```

```
foreach (arr[j]) begin
```

 {no need to write i++ or j}

```
    arr[j] = j*j;
```

 // don't have to initialize j

```
end
```

```
$display ("%d", arr);
```

```
endmodule.
```

repeat

```
eg: module tb;
```

```
int arr[10];
```

```
int i;
```

```
initial begin
```

```
repeat (10) begin
```

```
    arr[i] = i*i;
```

```
    i++;
```

```
end
```

```
$display ("%d", arr);
```

```
end
```

```
endmodule.
```

array operation P1: copy

```
module sv1;
    int arr1[5];
    int arr2[5];
```

```
initial begin
    for (int i=0; i<5; i++) begin
        arr1[i] = i*5;
    end
    arr2 = arr1;
    $display ("Op", arr2);
end
endmodule.
```

// Compare

```
module sv1;
    int arr1[5] = {1, 3, 6, 7, 13};
    int arr2[5] = {1, 3, 6, 7, 13};
    int status;
    initial begin
        status = (arr1 == arr2);
        $display ("Status : %d", status);
    end
endmodule.
```

status = 1

Dynamic Array

module svj;

```
int arr[5];           initial begin
for (int i; i < 5; i++) begin
    arr[i] = 5 * i;
end
```

arr = new[30](arr); (add first 5) ↑
to new 30

```
$display ("arr: %0p", arr);
end
```

endmodule.

module tb;

```
int arr[5];
```

```
int arr[30];
```

initial begin

```
arr = new[5];
```

```
for (int i = 0; i < 5; i++) begin
```

```
arr[i] = 5 * i;
```

end.

```
arr = new[30](arr)
```

```
$display ("arr: %0p", arr);
```

```
farrr = arr;
```

```
$display ("farrr: %0p", farrr);
```

(0, 5, 10, 15, 20) ↗

Module tb;

int arr[]; // queue

initial begin

arr = {1, 2, 3}

\$display ("arr : <.op", arr);

end

arr.push-front(7);

O/P

\$display ("arr : <.op", arr); // 7 1 2 3

arr.push-back(9);

O/P

\$display ("arr : <.op", arr); // 7 1 2 3 9

end

arr.insert(2, 10); index → element to be inserted

7 9 ✓ 1 0 2 3 9

\$display ("arr : <.op", arr); // 10 9 1 0 2 3 9

int j = arr.pop-front(); → 7 is popped.

\$display ("arr : <.op", arr); // 1, 10, 2, 3

\$display ("Value of j : <.op", j); // j = 7

j = arr.pop-back();

\$display ("arr : <.op", arr); // 1, 10, 2, 3

\$display ("Value of j : <.op", j); // j = 3

arr.delete(1);

10 is at 1

\$display ("arr : <.op", arr); // 1 2 3

end

endmodule.

Usage of fixed size array.

```
Class transaction;  
  Hand bit [7:0] din;  
  handle bit [7:0] addr;  
  bit wr;  
  bit [7:0] dout;
```

Constraint address { addr > 10; addr < 18; };

Endclass

```
Class generator;
```

```
transaction t;
```

```
integer i;
```

```
task run();
```

```
-fore (i=0; i<100; i++) begin
```

```
  t=new();
```

```
  t.randomize();
```

```
end
```

```
endtask
```

```
endclass
```

Next page →


```

class Scoreboard;
bit [7:0] tarr[256] = {default:0}
transaction t;
task run();
    if (t.wr==1'b1) begin
        tarr[t.addr] = t.din;
        $display ("[SCO] : Data stored din: %d address:%d",
                  t.din, t.addr);
    end

    if (t.wr == 1'b0) begin
        if (t.dout == 0)
            $display ("[SCO] : No data written at this location
test passed");
        else if (t.dout == tarr[t.addr])
            $display ("[SCO] : valid data found Test case
Passed");
        else
            $display ("[SCO] : Test failed");
    end
end
endtask
endclass.

```

Verification Plan



RAM verification plan

<u>Test case</u>	<u>Description</u>	<u>Feature covered</u>
1 RST_high	Default values of dOut when reset is asserted	This behaviour of dOut at the start of operation when RST is high for few s
2 RST	reset is asserted during read and write transaction	Dout must hold its initial value whenever reset is asserted in the middle of ongoing Transaction.
3 WR	WR is asserted after reset is deasserted	Verify valid data stored in the memory during write Transaction.
4 WR	WR is asserted when reset is deasserted	dout must return valid value stored during prev. write transaction.
5 WR_low	WR is deasserted when reset is deasserted	dout must return value stored during previous write transaction.

W_n-low



W_n is asserted when
RESET is asserted

door must stay at zero.



W_n-low

W_n is deasserted when
reset is deasserted

reading data from address
without valid data, must return
zero.



Individually take test case
& analyse response.



- ✓ It is a technique used to generate randomized test case with specific constraints to ensure that the generated input stimuli meet certain design requirements.

Layered Testbench Architecture

Path 1

Apply Stimuli

Generate Sequences, check response against MD (Golden data)

Multiple command

→ Schedule command for next layers

Receive command → Convert DUT Signals

Receive Response → Convert to commands

Path 2


Layer 5 / Test layer

Layer 4 / Scenario layer

Receive Response

Layer 3 / function Layer.

Layer 2 / Command Layer



Layer 1 / Signal layer.

Upper layer will control simulation until all the sequences are applied to DUT and we also receive response from DUT.


Layer 4
Generate sequences to verify specific feature of DUT
+
checking response received against GD

Individual command → Drive signal

Layer 3
Scheduling individual command
for specific sequence.

Layer 2
Individual command → Drive signal
Receive response → Command





Transaction:- contain Variable for IP/IOP
Port present in DUT

Generator:- Generate random stimulus and send it to driver using IPC


Driver:- Receives stimulus from generator & triggers respective signals of DUT with the help of Interface.

Monitor: Receive response from ~~generator~~^{DUT} and send it to Scoreboard using IPC.

Scoreboard: Compare response of DUT with Expected/Golden data.

SECTION 5

Class Method




→ Multiple O/P port → Do not support O/P port.

Using function

GITHUB Function & Task.

module tb;


Task & function



task add (int x, int y);

$x = x + 5;$
sum = $x + y;$ add(a, b);

endtask



Pass by value

Even though we are changing value like $x = x + 5$,
it is local to function. This will not be reflected in
main.

Pass by reference.

int x;


int y;

task add (ref int x, y)

$x = x + 5;$

$y = y + 5;$

endtask



As we change the value of x, y , the change will be reflected in Testbench top.

\rightarrow ref int a[] (You want to change
 $U[] \rightarrow$ updated - after later processing)

scalar
↓

Pass by values

∇ (creates a local copy of my)

Arrays

Pass by reference.

\rightarrow const ref int a[]
(can not change)

Function

→ Do not support timing control.

→ Multiple I/P Single return value.

Use: print value of class member, initializing values of variables, time independent expression, return data from class.

Task



→ Support timing control.

→ Multiple Input/Output.




→ use ref, automatic for array

Use: Time dependant expression, scheduling processes in class.

Strategy to copy data.



Shallow Copy







A shallow copy in C++ is a copy of an object where only the references to the data members are duplicated, not the actual data itself. This means changes to data members in the copied object will affect the original object as well.

Deep Copy

obj



copy




Hence independently we are creating DM & C for copy object


Randomization

Generator class → Generate a stimuli to dut
and send to Driver class.

Ranol vs handle

(↓
won't get
repetition of
any value.)





If we change the value in the previous variable won't affect for the second. (see code 10 from Randomization).

Weighted Distribution.

class temp;

rand bit wr; $\rightarrow wr=1, wr=0$

constraint wr=const {

$wr \text{ dist } \{0:=1, 1:=9\};$

}

endclass

$wr \text{ dist } \{0:=10, 1:=90\};$

so

$$P(0) = \frac{10}{100} = 0.1$$

$$P(1) = \frac{90}{100} = 0.9$$

Wn dist $\{0: 1/10; 1: 9/10\}$

$$P(0) = \frac{10}{100} = 0.1, P(1) = 0.9$$

$\stackrel{0}{\circ} =$ $\stackrel{1}{\circ}$

(equal weight to all the values within the range) (Divides weight equally between values within the range)

2-bit $\rightarrow 00, 01, 10, 11$

↑
SLL dist $\{00 := ; [1:3] := 60\}$.

$$\{0 := 10; 1 := 60; 2 := 60; 3 := 60\}$$

$$P(0) = \frac{10}{190}$$

$$P(1) = \frac{60}{190}$$

$$P(2) = \frac{60}{190}$$

$$P(3) = \frac{60}{190}.$$

Set dist { 0 : 110; [1:8] : 160?; }

{ 0 : 110; 1 : 120; 2 : 120; 3 : 120?; }

$$P(0) = \frac{10}{70}$$

$$P(1) = P(2) = P(3) = \frac{20}{70}$$

i/ (will divide range
equally).

Operators

\rightarrow
Implication

$$(m=1) \rightarrow (y=1)$$

$$m \rightarrow 1 \quad y = 1$$

$$m \rightarrow 0 \quad y \geq 0, y \neq 1$$

\leftrightarrow
Equivalence

$$m=0, y=0$$

$$m=1, y=1$$

(if)
If else

if () { }
else { } { }

curly bracket
Used in SV.

behaves as an
implication).

IPC (Interprocess Communication)

Event

(convey message
between classes)

\rightarrow \downarrow \downarrow @ wait

Semaphores
(access resources
of tb_top)
get \downarrow put

Mailbox


(Send transaction
data b/w
classes)

get \downarrow put.


Trigger →

edge sensitive blocking @()

level sensitive non-blocking Wait()



Executing Multiple
Process.



fork Join

allow multiple process to execute in
parallel

initial begin

fork

} → Processes

join

Understanding Semaphore.

It is used to manage concurrent access to shared resources. Semaphore allow tasks to signal each other & control access to critical section