

# Analog computation via neural networks\*

Hava T. Siegelmann

*Department of Mathematics and Computer Science, Bar-Ilan University, Ramat-gan, Israel*

Eduardo D. Sontag

*Department of Mathematics, Rutgers University, New Brunswick, NJ 08903, USA*

Communicated by Eli Shamir

Received October 1992

Revised June 1993

## *Abstract*

Siegelmann, H.T. and E.D. Sontag, Analog computation via neural networks, *Theoretical Computer Science* 131 (1994) 331–360.

We pursue a particular approach to analog computation, based on dynamical systems of the type used in neural networks research.

Our systems have a fixed structure, invariant in time, corresponding to an unchanging number of “neurons”. If allowed exponential time for computation, they turn out to have unbounded power. However, under polynomial-time constraints there are limits on their capabilities, though being more powerful than Turing machines. (A similar but more restricted model was shown to be polynomial-time equivalent to classical digital computation in the previous work (Siegelmann and Sontag, 1992).) Moreover, there is a precise correspondence between nets and standard nonuniform circuits with equivalent resources, and as a consequence one has lower bound constraints on what they can compute. This relationship is perhaps surprising since our analog devices do not change in any manner with input size.

We note that these networks are not likely to solve polynomially NP-hard problems, as the equality “ $P = NP$ ” in our model implies the almost complete collapse of the standard polynomial hierarchy.

In contrast to classical computational models, the models studied here exhibit at least some robustness with respect to noise and implementation errors.

*Correspondence to:* H.T. Siegelmann, Department of Mathematics and Computer Science, Bar-Ilan University, Ramat-gan, Israel. Email: hava@sunlight.cs.biu.ac.il; sontag@control.rutgers.edu.

\* This research was supported in part by US Air Force Grant AFOSR-91-0343.

## 1. Introduction

“Neural networks” have attracted much attention lately as models of analog computation. Such nets consist of a *finite* number of simple processors, each of which computes a scalar – *real-valued, not binary* – function of an integrated input. This scalar function, or “activation”, is meant to reflect the graded response of biological neurons to the net sum of excitatory and inhibitory inputs affecting them. The existence of feedback loops in the interconnection graph gives rise to a dynamical system. In this paper, we introduce a mathematical model for such recurrent neural networks, and we study their computational abilities.

### 1.1. Main results

We focus on recurrent neural networks. In these networks, the activation of each processor is updated according to a certain type of piecewise affine function of the activations ( $x_j$ ) and inputs ( $u_j$ ) at the previous instant, with real coefficients – also called *weights* –  $(a_{ij}, b_{ij}, c_i)$ . Each processor’s state is updated by an equation of the type

$$x_i(t+1) = \sigma \left( \sum_{j=1}^N a_{ij} x_j(t) + \sum_{j=1}^M b_{ij} u_j(t) + c_i \right), \quad i = 1, \dots, N, \quad (1)$$

where  $N$  is the number of processors and  $M$  is the number of external input signals. The function  $\sigma$  is the simplest possible “sigmoid”, namely the saturated-linear function:

$$\sigma(x) := \begin{cases} 0 & \text{if } x < 0, \\ x & \text{if } 0 \leq x \leq 1, \\ 1 & \text{if } x > 1. \end{cases} \quad (2)$$

We will give later a precise definition of language acceptance for these computational models.

We prove that neural networks can recognize in polynomial time the same class of languages as those recognized by Turing machines that consult sparse oracles in polynomial time (the class P/poly); they can recognize all languages, including of course noncomputable ones, in exponential time. Furthermore, we show that almost every language requires exponential recognition time. (For simplicity, we give our main results in terms of recognition; it is also possible to provide a more general version regarding the computation of more general functions.)

The proofs of the above results will be consequences of the following equivalence. For functions  $T: \mathbb{N} \rightarrow \mathbb{N}$  and  $S: \mathbb{N} \rightarrow \mathbb{N}$ , let  $\text{NET}(T)$  be the class of all functions computed by neural networks in *time*  $T(n)$  – that is, recognition of strings of length  $n$  is in time at most  $T(n)$  – and let  $\text{CIRCUIT}(S)$  be the class of functions computed by nonuniform families of circuits of *size*  $S(n)$  – that is, circuits for input vectors of length  $n$  have size at

most  $S(n)$ . We show that if  $F$  is so that  $F(n) \geq n$ , then

$$\text{NET}(F(n)) \subseteq \text{CIRCUIT}(\text{Poly}(F(n)))$$

and

$$\text{CIRCUIT}(F(n)) \subseteq \text{NET}(\text{Poly}(F(n))).$$

This equivalence will allow us to make use of results from the theory of (nonuniform) circuit complexity.

As our model is highly homogeneous and extremely simple, one may suspect that it is weaker than other possible more complex models. For example, in many applications of neural networks to language recognition, each neuron is allowed to compute inside its sigma function a polynomial combination of its input values rather than affine combinations only. Furthermore, in both applications and biologically plausible models, the activation function is usually more complicated than the saturated-linear function used in our model; for instance, one encounters the classical sigmoid  $1/(1 + e^{-x})$  or other activations.

We show that if one allows multiplications in addition to only linear operations in each neuron, that is, if one considers instead what are often called *high-order* neural nets, the computational power does not increase. Even further, and perhaps more surprising, no increase in computational power (up to polynomial time) can be achieved by letting the activation function be not necessarily the simple saturated-linear one in equation (2), but any function which satisfies certain reasonable assumptions. Also, no increase results even if the activation functions are not necessarily identical in the different processors.

One might ask about using such analog models, maybe high-order nets, to “solve” NP-hard problems in polynomial time. We introduce a nondeterministic model and show that the equality  $P = NP$  is unlikely in the nets model.

The models used here have a weak property of “robustness” to noise and to implementation error, in the sense that small enough changes in the network would not affect the computation. The robustness includes changes in the precise form of the activation function, in the weights of the network, and even an error in the update. In classical models of (digital) computation, this type of robustness cannot even be properly defined.

### 1.1.1. A previous related result

In our work [20], we showed that if one restricts attention to those nets all interconnection weights of which are rational numbers (*rational nets*), then one obtains a model of computation that is polynomially related to Turing machines. More precisely, given any multi-tape Turing machine, one can simulate it in real time by some network with rational weights, and of course the converse simulation in polynomial time is obvious. Here we are interested in the case when weights are arbitrary real numbers. (It turns out that, as far as the results given here, the existence of just one irrational weight is all that is needed.)

## 1.2. The model

The model we work with is that described by an iteration equation such as (1). For notational simplicity, we often summarize this equation, writing “ $x^+(t)$ ” instead of “ $x(t+1)$ ” and then dropping arguments  $t$ ; we also write this in vector form, as

$$x^+ = \sigma(Ax + Bu + c), \quad (3)$$

where  $x$  is now a vector of size  $N =$  number of processors,  $u$  is a vector of size  $M =$  number of inputs,  $c$  is an  $N$ -vector, and  $A$  and  $B$  are, respectively, real matrices of sizes  $N \times N$  and  $N \times M$ . (Now  $\sigma$  denotes application of  $\sigma$  into each coordinate of  $x$ .) Of course, one can drop the vector  $c$  from this description at the cost of adding a coordinate  $x_0 \equiv 1$ , but it is often useful to have  $c$  explicitly, and this allows us to take the initial state to be  $x=0$ , which corresponds to the intuitive idea that the system is at rest before the first input appears.

As part of the description, we assume that we have singled out a subset of the  $N$  processors, say  $x_{i_1}, \dots, x_{i_p}$ ; these are the  $p$  *output processors*, and they are used to communicate the outputs of the network to the environment. Thus a net is specified by the data  $(A, B, c)$  together with a subset of its nodes.

In our further development, both input and output channels will be forced to carry only binary data. Input and output are streams, that is, one input letter is transferred at each time (via  $M$  binary lines) and one output letter is produced at a time (and appears in the output via  $p$  binary lines). As opposed to the I/O, the computations inside the network will in general involve continuous real values.

We call a system defined by equations such as (3) simply a *network* or *processor network*. In the neural network literature, these are called recurrent *first-order* neural nets. We show later that considering *higher-order nets*, those in which multiplications of activations and/or inputs are allowed, does not result in any gain in computational capabilities (up to a polynomial increase in time).

### 1.2.1. The finite structure

We should emphasize from the outset that our networks are built up of *finitely many* processors, whose number *does not increase* with the length of the input. There is a small number of input channels (just two in our main result), into which inputs get presented sequentially. We assume that the structure of the network, including the values of the interconnection weights, does not change in time but rather remains constant. What changes in time are the activation values, or outputs of each processor, which are used in the next iteration. (A synchronous update model is used.) In this sense our model is very “uniform” in contrast with certain models used in the past, including those used in [9] or in the cellular automata literature, which allow the number of units to increase over time and often even the structure to change depending on the length of inputs being presented.

### 1.2.2. *The meaning of (non computable) real weights*

One may ask about the meaning of real weights. In response, we recall that our intention is to model systems in which certain real numbers – corresponding to values of resistances, capacitances, physical constants, and so forth – may not be directly measurable, indeed may not even be computable real numbers, but they affect the “macroscopic” behavior of the system. For instance, imagine a spring/mass system. The dynamical behavior of this system is influenced by several real-valued constants, such as stiffness and friction coefficients. On any finite time interval, one could replace these constants by rational numbers, and the same qualitative behavior is observed, but the long-term characteristics of the system depend on the true values. We take this use of real numbers as a basic feature of analog computation. (Another characteristic would be the use of differential as opposed to difference equations, but technical difficulties make that further study harder, and we will defer it to future work.)

What is interesting is to find a class of such systems which on the one hand is rich enough to exhibit behavior that is not captured by digital computation, while still being amenable to useful theoretical analysis, and in particular so that the imposition of resource constraints results in nontrivial reduction of computational power. That this is in accordance with models currently used in neural net studies is especially attractive.

### 1.3. *Previous work*

Many authors have reported successful applications when using neural networks for various computational tasks, including classification and optimization problems. Special-purpose analog chips are being built to implement these solutions directly in hardware; see for instance [1, 6]. However, very little work has been done in the direction of exploring the ultimate capabilities of such devices from a theoretical standpoint. Part of the problem is that, much interesting work notwithstanding, analog computation is hard to model, as difficult questions about precision of data and readout of results are immediately encountered – see for instance [21], and the many references therein.

With the constraint of an unchanging structure, it is easy to see that classical McCulloch–Pitts – i.e. binary – neurons would have no more power than finite automata, which is not an interesting situation from a theoretical complexity point of view. Therefore, and also because this is what is done in practical applications of neural nets, and because it provides a closer analogy to biological systems, we take our neurons to have a graded, analog, response. For mathematical tractability, we pick this response function to be the saturation function  $\sigma$  defined in equation (2). This is a “sigmoidal” nonlinearity; one could also develop a theory using instead of  $\sigma$  a differentiable function such as

$$1/(1 + e^{-x}),$$

but this presents technical difficulties which we prefer to avoid in this presentation. We show in Section 8 that sigmoidal networks are not more powerful, when considering the discrete input–output convention, than networks with the saturated-linear function. (One may ask about the capabilities of sigmoidal networks with specific activation functions such as the above. One step in understanding this issue, for first-order nets, was taken in [11]. On the other hand, if high-order nets are allowed, such sigmoidal nets can be proved to have the same power as the ones considered in this paper.)

It is important to note that graded responses, as opposed to a threshold-binary output, are more reasonable in models of computing devices, as it is not reasonable to assume that physical devices can discern clearly two values which are arbitrarily close. This continuity in behavior is a basic characteristic of our model.

In [22], Wolpert studies a class of machines with just *linear* activation functions, and shows that this class is at least as powerful as any Turing machine (and clearly has super-Turing capabilities as well). It is essential in that model, however, that the number of “neurons” be allowed to be infinite – as a matter of fact, in [22] the number of such units is even uncountable – as the construction relies on using different neurons to encode different possible tape configurations in Turing machines.

The work closest to ours seems to be that on real-number-based computation started by Blum, Shub and Smale (see e.g. [4]); we believe that our setup is far simpler, and is much more appropriate if one is interested in studying neural networks or distributed processor environments. In the related previous paper [12], there were different models for each input size, the model allowed for no loops, and the emphasis was on comparisons with similar models made up of binary processors.

The remainder of this paper is organized as follows. Section 2 includes the basic definitions of networks and circuits, and states the main theorem regarding the relationships between these two models. Sections 3 and 4 contain the proof of this theorem: Section 3 shows that  $\text{CIRCUIT}(F(n)) \subseteq \text{NET}(\text{Poly}(F(n)))$  and Section 4 proves that  $\text{NET}(F(n)) \subseteq \text{CIRCUIT}(\text{Poly}(F(n)))$ . In Section 5, we show the equivalence between networks and threshold circuits. As Boolean and threshold circuits are polynomially equivalent, this proof does not add any conceptually new ideas to those in previous sections. Nonetheless, the direct connection and simulation may shed insight when a finer comparison is desired. Furthermore, the proof techniques differ in the two proofs. Section 6 states some corollaries for neural networks which follow from the above relation with circuits. We also define there a notion of nondeterministic network. In Section 7, we briefly compare our model to the Blum, Shub, and Smale model of computation over the reals. In Section 8, we show that our model does not gain power if one lets each neuron compute a polynomial function – rather than just affine combinations – of the activations of all the neurons and the external inputs, or by allowing more general activation functions than the piecewise linear one. We conclude in Section 9 with a discussion on analog and non-Turing computation.

We now turn to precise definitions.

## 2. Basic definitions

As discussed above, we consider synchronous networks which can be represented as dynamical systems whose state at each instant is a real vector  $x(t) \in \mathbb{R}^N$ . The  $i$ th coordinate of this vector represents the activation value of the  $i$ th processor at time  $t$ . In matrix form, the equations are as in (3), for suitable matrices  $A, B$  and vector  $c$ .

Given a system of equations such as (3), an initial state  $x(1)$ , and an infinite input sequence

$$u = u(1), u(2), \dots,$$

we can define iteratively the state  $x(t)$  at time  $t$ , for each integer  $t \geq 1$ , as the value obtained by recursively solving the equations. This gives rise, in turn, to a sequence of output values, by restricting our attention to the output processors; we refer to this sequence as the “output produced by the input  $u$ ” starting from the given initial state.

### 2.1. Recognizing languages

To define what we mean by a net recognizing a language

$$L \subseteq \{0, 1\}^+,$$

we must first define a *formal network*, a network which adheres to a rigid encoding of its input and output. We proceed as in [20] and define formal nets with two binary input lines. The first of these is a *data line*, and it is used to carry a binary input signal; when no signal is present, it defaults to zero. The second is the *validation line*, and it indicates when the data line is active; it takes the value “1” while the input is present there and “0” thereafter. We use “ $D$ ” and “ $V$ ” to denote the contents of these two lines, respectively, so

$$u(t) = (D(t), V(t)) \in \{0, 1\}^2$$

for each  $t$ . We always take the initial state  $x(1)$  to be zero and to be an equilibrium state, i.e.

$$\sigma(A0 + B0 + c) = \sigma(c) = 0.$$

We assume that there are two output processors, which also take the role of data and validation lines and are denoted  $O_d(t), O_v(t)$ , respectively.

(The convention of using two input lines allows us to have all external signals binary. Of course, many other conventions are possible and would give rise to the same results; for instance, one could use a three-valued input, say with values  $\{-1, 0, 1\}$ , where “0” indicates that no signal is present, and  $\pm 1$  are the two possible binary input values.)

We now encode each word

$$\alpha = \alpha_1 \dots \alpha_k \in \{0, 1\}^+$$

as follows. Let

$$u_\alpha(t) = (V_\alpha(t), D_\alpha(t)), \quad t = 1, \dots,$$

where

$$V_\alpha(t) = \begin{cases} 1 & \text{if } t = 1, \dots, k, \\ 0 & \text{otherwise} \end{cases}$$

and

$$D_\alpha(t) = \begin{cases} \alpha_k & \text{if } t = 1, \dots, k, \\ 0 & \text{otherwise.} \end{cases}$$

Given a formal net  $\mathcal{N}$ , with two inputs as above, we say that a word  $\alpha$  is *classified in time*  $\tau$  if the following property holds: the output sequence

$$y(t) = (O_d(t), O_v(t))$$

produced by  $u_\alpha$  when starting from  $x(1) = 0$  has the form

$$O_d = \underbrace{0 \dots 0}_{\tau-1} \eta_\alpha 000 \dots, \quad O_v = \underbrace{0 \dots 0}_{\tau-1} 1000 \dots,$$

where  $\eta_\alpha = 0$  or  $1$ .

Let  $T: \mathbb{N} \rightarrow \mathbb{N}$  be a function on natural numbers. We say that the language  $L \subseteq \{0, 1\}^+$  is *recognized in time*  $T$  by the formal net  $\mathcal{N}$  provided that each word  $\alpha \in \{0, 1\}^+$  is classified in time  $\tau \leq T(|\alpha|)$ , and  $\eta_\alpha$  equals  $1$  when  $\alpha \in L$  and  $0$  otherwise.

## 2.2. Circuit families

We briefly recall some of the basic definitions of nonuniform families of circuits. A *Boolean circuit* is a directed acyclic graph. Its nodes of in-degree 0 are called *input nodes*, while the rest are called *gates* and are labeled by one of the Boolean functions AND, OR, or NOT (the first two seen as functions of many variables, the last one as a unary function). One of the nodes, which has no outgoing edges, is designated as the *output node*. The *size* of the circuit is the total number of gates. Adding, if necessary, extra gates, we assume that nodes are arranged into levels  $0, 1, \dots, d$ , where the input nodes are at level zero, the output node is at level  $d$ , and each node only has incoming edges from the previous level. The *depth* of the circuit is  $d$  and its *width* is the maximum size of each level. A gate computes the corresponding Boolean function of the values from the previous level, and the value obtained is considered as an input to be used by the successive level; in this fashion each circuit computes a Boolean function of the inputs.

A *family of circuits*  $\mathbf{C}$  is a set of circuits

$$\{c_n, n \in \mathbb{N}\}.$$

These have sizes  $S_C(n)$ , depth  $D_C(n)$ , and width  $W_C(n)$ ,  $n = 1, 2, \dots$ , which are assumed to be monotone nondecreasing functions. If  $L \subseteq \{0, 1\}^+$ , we say that the language  $L$  is *computed by the family  $C$*  if the characteristic function of

$$L \cap \{0, 1\}^n$$

is computed by  $c_n$ , for each  $n \in \mathbb{N}$ .

The qualifier “nonuniform” serves as a reminder that there is no requirement that circuit families be recursively described. It is this lack of classical computability that makes circuits a possible model of resource-bounded “computing”, as emphasized in [16]. We will show that recurrent neural networks, although more “uniform” in the sense that they have an unchanging physical structure, share exactly the same power.

If  $L$  is recognized by the formal net  $\mathcal{N}$  in time  $T$ , we write  $\phi_{\mathcal{N}} = L$  and  $T_{\mathcal{N}} = T$ . If  $L$  is computed by the family of circuits  $C$ , we write  $\phi_C = L$ . We are interested in comparing the functions  $T_{\mathcal{N}}$  and  $S_C$  for formal nets and circuits so that  $\phi_{\mathcal{N}} = \phi_C$ .

### 2.3. Statement of result

Recall that  $\text{NET}(T(n))$  is the class of languages recognized by formal networks (with real weights) in time  $T(n)$  and that  $\text{CIRCUIT}(S(n))$  is the class of languages recognized by (nonuniform) families of circuits of size  $S(n)$ .

**Theorem 2.1.** *Let  $F$  be such that  $F(n) \geq n$ . Then,  $\text{NET}(F(n)) \subseteq \text{CIRCUIT}(\text{Poly}(F(n)))$  and  $\text{CIRCUIT}(F(n)) \subseteq \text{NET}(\text{Poly}(F(n)))$ .*

More precisely, we prove the following two facts. For each function  $F(n) \geq n$ :

- $\text{CIRCUIT}(F(n)) \subseteq \text{NET}(nF^2(n))$ .
- $\text{NET}(F(n)) \subseteq \text{CIRCUIT}(F^3(n))$ .

## 3. Circuit families are simulated by networks

We start by reducing circuit families to networks. The proof will construct a fixed, “universal” net, having roughly  $N = 1000$  processors, which, through the setting of a particular real weight which encodes an entire circuit family, can simulate that family.

**Theorem 3.1.** *There exists a positive integer  $N$  such that the following property holds: for each circuit family  $C$  of size  $S_C(n)$  there exists an  $N$ -processor formal network  $\mathcal{N} = \mathcal{N}(C)$  such that  $\phi_{\mathcal{N}} = \phi_C$  and  $T_{\mathcal{N}}(n) = O(nS_C^2(n))$ .*

The proof is provided in the remainder of this section.

### 3.1. The circuit encoding

Given a circuit  $c$  – with size  $s$ , width  $w$ , and  $w_i$  gates in the  $i$ th level – we encode it as a finite sequence over the alphabet  $\{0, 2, 4, 6\}$  as follows.

- The encoding of each level  $i$  starts with the letter 6. Levels are encoded successively, starting with the bottom level and ending with the top one.
- At each level, gates are encoded successively. The encoding of a gate  $g$  consists of three parts – a starting symbol, a two-digit code for the gate type, and a code to indicate which gate feeds into it:
  - It starts with the letter 0.
  - A two-digit sequence  $\{42, 44, 22\}$  denotes the type of the gate, {AND, OR, NOT}, respectively.
  - If gate  $g$  is in level  $i$ , then the input to  $g$  is represented as a sequence in  $\{2, 4\}^{w_{i-1}}$ , such that the  $j$ th position in the sequence is 4 if and only if the  $j$ th gate of the  $(i-1)$ th level feeds into gate  $g$ .

The encoding of a gate  $g$  in level  $i$  is of length  $(w_{i-1} + 3)$ . The *length* of the encoding of a circuit  $c$  is  $l(c) \equiv |\text{en}(c)| = O(sw)$ .

**Example 3.2.** The circuit  $c_1$  in Fig. 1 is encoded as

$$\text{en}[c_1] = 6 \underbrace{042444}_{g_1} \underbrace{044424}_{g_2} \underbrace{022242}_{g_3} \underbrace{6 044444}_{g_4}.$$

For instance, the NOT gate corresponds to the subsequence “022242”: it starts with the letter 0, followed by the two digits “22”, denoting that the gate is of type NOT, and ends with “242”, which indicates that only the second input feeds into the gate.

We encode a nonuniform family of circuits,  $C$ , of size  $S(n)$  as an infinite sequence

$$e(C) = 8 \overline{\text{en}}[c_1] 8 \overline{\text{en}}[c_2] 8 \overline{\text{en}}[c_3] \dots, \quad (4)$$

where  $\overline{\text{en}}[c_i]$  is the encoding of  $c_i$  in the reversed order.




Fig. 1. Circuit  $c_1$ .

Let  $b$  be a natural number, and  $r=r_1r_2\dots$  a finite or infinite sequence of natural numbers smaller than  $b$ . The *interpretation* of the sequence  $r$  in base  $b$  is the number

$$r|_b \equiv \sum_{i=1}^{\infty} \frac{r_i}{b^i}.$$

Generally, two different sequences may result in the same encoding. For instance, both  $r=0999\dots$  and  $r=1000\dots$  provide  $r|_{10}=0.1$ . However, restricted to the sequences we will consider, the encoding is one-to-one.

We can interpret formula (4) in base 9. We denote this representation of the family of circuits  $C$  as  $\hat{C}$ :

$$\hat{C} = 8\overline{\text{en}}[c_1]8\overline{\text{en}}[c_2]8\overline{\text{en}}[c_3]\dots|_9. \quad (5)$$

Let  $c_i$  be the  $i$ th circuit in the family. We denote by  $\widehat{\text{en}}[c_i]$  the encoding  $\text{en}[c_i]$  interpreted in base 9.

### 3.2. Cantor-like set encoding

A number which encodes a family of circuits, or one which is a suffix of such an encoding, is a number between 0 and 1. However, not every number in the range  $[0, 1]$  can appear in this manner. If the first digit to the right of the decimal point is 0, then the value of the encoding ranges in  $[0, \frac{1}{9}]$ ; if it is 2, the value ranges in  $[\frac{2}{9}, \frac{3}{9}]$ , and so forth. The number cannot lie in any of the ranges  $[(2i-1)/9, 2i/9]$ , for  $i=1, 2, 3, 4$ . The second digit after the decimal point decides the possible range relative to the currently candidate range; see Fig. 2.

In summary, not every value in  $[0, 1]$  appears. The set of possible values is not continuous and has “holes”. Such a set of values “with holes” is a Cantor set. Its self-similar structure means that bit (base 9) shifts preserve the “holes”.




Fig. 2. Values of the circuit encoding.

The advantage of this approach is that there is never a need to distinguish between two very close numbers in order to read the desired circuit out of the encoding; the circuit can then be retrieved with finite-precision operations employing a finite number of neurons.

### 3.3. A circuit retrieval

**Lemma 3.3.** *For each (nonuniform) family of circuits  $\mathbf{C}$  there exists a 16-processor network  $\mathcal{N}_R(\mathbf{C})$  with one input line such that, starting from the zero initial state and given the input signal*

$$u(1) = \underbrace{1 \dots 1}_{n} \underbrace{0 0 \dots 0}_{2^n + 2 \sum_{i=1}^n l(c_i) + 4} |_2 = 1 - 2^{-n}, \quad u(t) = 0 \text{ for } t > 1,$$

$\mathcal{N}_R(\mathbf{C})$  outputs

$$x_r = \underbrace{0 0 0 \dots 0}_{\sum_{i=1}^n l(c_i) + 4} \widehat{\text{en}}[c_n] 0 0 0 \dots$$

**Proof.** Let  $\Sigma = \{0, 2, 4, 6, 8\}$ . Denote by  $\mathcal{C}_9$  the “Cantor 9-set”, which consists of all those real numbers  $q$  which admit an expansion of the form

$$q = \sum_{i=1}^{\infty} \frac{\alpha_i}{9^i} \tag{6}$$

with each  $\alpha_i \in \Sigma$ . Let  $\Lambda : \mathbb{R} \rightarrow [0, 1]$  be the function

$$\Lambda[x] := \begin{cases} 0 & \text{if } x < 0, \\ 9x - \lfloor 9x \rfloor & \text{if } 0 \leq x \leq 1, \\ 1 & \text{if } x > 1. \end{cases} \tag{7}$$

Let  $\Xi : \mathbb{R} \rightarrow [0, 1]$  be the function

$$\Xi[x] := \begin{cases} 0 & \text{if } x < 0, \\ 2 \lfloor 9x/2 \rfloor & \text{if } 0 \leq x \leq 1, \\ 1 & \text{if } x > 1. \end{cases} \tag{8}$$

Note that, for each

$$q = \sum_{i=1}^{\infty} \alpha_i / 9^i \in \mathcal{C}_9,$$

we may think of  $\Xi[q]$  as the “select left” operation, since

$$\Xi[q] = \alpha_1,$$

and of  $\Lambda[q]$  as the “shift left” operation, as

$$\Lambda[q] \sum_{i=1}^{\infty} \alpha_{i+1}/9^i \in \mathcal{C}_9.$$

For each  $i \geq 0$ ,  $q \in \mathcal{C}_9$ ,

$$\Xi[\Lambda^i[q]] = \alpha_{i+1}.$$

The following procedure summarizes the task to be performed by the network constructed below, which in turn satisfies the requirements of the lemma.

```

Procedure Retrieval( $\hat{C}, n$ )
Variables counter,  $y, z$ 
Begin
  counter  $\leftarrow 0$ ,  $y \leftarrow 0$ ,  $z \leftarrow \hat{C}$ ,
  While counter  $< n$ 
    Parbegin
       $z \leftarrow \Lambda[z]$ 
      if  $\Xi[z] = 8$  then increment counter
    Parend,
    While  $\Xi[z] < 8$ 
      Parbegin
         $z \rightarrow \Lambda[z]$ 
         $y \leftarrow \frac{1}{9}(y + \Xi[z])$ 
      Parend,
    Return( $y$ )
  End
```

The functions  $\Lambda$  and  $\Xi$  cannot be programmed within the neural network model due to their discontinuity. However, we can program the functions  $\tilde{\Lambda}, \tilde{\Xi}$ , which coincide with  $\Lambda, \Xi$ , respectively, on  $\mathcal{C}_9$  (see Figs. 3 and 4):

$$\tilde{\Lambda}[q] = \sum_{j=0}^8 (-1)^j \sigma(9q - j) \quad (9)$$



$$\tilde{\Xi}[q] = 2 \sum_{j=0}^3 \sigma(9q - (2j + 1)) \quad (10)$$

The retrieval procedure is then achieved by the following network:

$$x_i^+ = \sigma(9x_{10} - i), \quad i = 0, \dots, 8,$$

$$x_9^+ = \sigma(2u),$$

$$x_{10}^+ = \sigma(\hat{C}x_9 + x_0 - x_1 + x_2 - x_3 + x_4 - x_5 + x_6 - x_7 + x_8),$$

Fig. 3. The function  $\tilde{A}[x]$ .Fig. 4. The function  $\tilde{\Xi}[x]$ .

$$x_{11}^+ = \sigma(\frac{1}{9}x_{12} + \frac{2}{9}(x_1 + x_3 + x_5 + x_7) - 2x_{13}),$$

$$x_{12}^+ = \sigma(x_{11}),$$

$$x_{13}^+ = \sigma(u + x_{14} + x_{15}),$$

$$x_{14}^+ = \sigma(2x_{13} + x_7 - 2),$$

$$x_{15}^+ = \sigma(x_{13} - x_7),$$

$$x_{16}^+ = \sigma(x_{12} + x_7 - 1).$$

If the input  $u$  arrives at time 1, then  $x_{10}(2k+3) = \tilde{A}^k[\hat{C}]$  (because of equation (9)). Processors  $x_{13}, x_{14}, x_{15}$  serve to implement the counter, and processor  $x_{16}$  is the output processor. This network satisfies the requirements of the lemma.  $\square$

### 3.4. Circuit simulation by a network

Let  $\alpha \in \{0, 1\}^n$  be a binary sequence. Denote by  $\text{en}[\alpha]$  the sequence  $\in \{2, 4\}^n$  that substitutes  $(2\alpha_i + 2)$  for each  $\alpha_i$ , and by  $\widehat{\text{en}}[\alpha]$  the interpretation of  $\text{en}[\alpha]$  in base 9, i.e.  $\text{en}[\alpha]_9$ . We next construct a “universal net” for interpreting circuits.

**Lemma 3.4.** *There exists a network,  $\mathcal{N}_S$  such that for each circuit  $c$  and binary sequence  $\alpha$ , starting from the zero initial state and applying the input signal*

$$u_1 = \widehat{\text{en}}[c] 00 \dots, \quad u_2 = \widehat{\text{en}}[\alpha] 00 \dots,$$

$\mathcal{N}_S$  outputs

$$x_0 = \underbrace{00 \dots 0}_{T} y 00 \dots, \quad x_v = \underbrace{00 \dots 0}_{T} 1 00 \dots,$$

where  $y$  is the response of circuit  $c$  on the input  $\alpha$ , and  $T = O(l(c) + |\alpha|)$ .

**Proof.** It is easy to verify that, given any circuit, there is a three-tape Turing machine which can simulate the given circuit in time  $O(l(c) + |\alpha|)$ . This Turing machine would employ its tapes to store the circuit encoding, the input and output encoding, and the current level’s calculation, respectively. Now we can simulate this machine by a net. Indeed, we proved in [20] that if  $M$  is a  $k$ -tape Turing machine with  $s$  states which computes in time  $T$  a function  $f$  on binary input strings, then there exists a rational network  $\mathcal{N}$ , which consists of

$$9^k s + s + 28k + 2$$

processors, that computes the same function  $f$  in time  $O(T)$ . More careful counting shows that less than 1000 processors suffice.  $\square$

**Remark 3.5.** If the lemma would only require an estimate of a polynomial number of processors, as opposed to the more precise estimate that we obtain, the proof would have been immediate from the consideration of the *circuit value problem* (CVP). This is the problem of recognizing the set of all pairs  $\langle x, y \rangle$ , where  $x \in \{0, 1\}^+$ , and  $y$  encodes a circuit with  $|x|$  input lines which outputs 1 on input  $x$ . It is known that  $\text{CVP} \in P$  [3, Vol. I, p. 110].

### 3.5. Proof: Circuit families are simulated by networks

**Proof of Theorem 3.1.** Let  $C$  be a circuit family. We construct the required formal network as a composition of the following three networks:

- An input network,  $\mathcal{N}_I$ , which receives the input

$$u_1 = \alpha 00 \dots, \quad u_2 = \underbrace{11 \dots 1}_{|\alpha|} 00 \dots,$$

and computes  $\widehat{en}[\alpha]$  and  $u_2|_2$ , for each  $\alpha \in \{0, 1\}^+$ . This network is trivial to implement.

- A retrieval network,  $\mathcal{N}_R(c)$ , as described in Lemma 3.3, which receives  $u_2|_2$  from  $\mathcal{N}_1$ , and computes  $\widehat{en}[c_{|\alpha}|]$ . (Note that during the encoding operation, network  $\mathcal{N}_1$  produces an output of zero, and  $\mathcal{N}_R(c)$  remains in its initial state 0.)
- A simulation network,  $\mathcal{N}_S$ , as stated in Lemma 3.4, which receives  $\widehat{en}[c_{|\alpha}|]$  and  $\widehat{en}[\alpha]$ , and computes

$$x_0 = \underbrace{00 \dots 0}_{T} \phi_c(\alpha) \underbrace{00 \dots 0}_{T} 100 \dots$$

Notice that out of the above three networks, only  $\mathcal{N}_R$  depends on the specific family of circuits  $C$ . Moreover, all weights can be taken to be rational numbers, except for the one weight that encodes the entire circuit family.

The time complexity to compute the response of  $C$  to the input  $\alpha$  is dominated by that of retrieving the circuit description. Thus, the complexity is of order

$$T = O\left(\sum_{i=1}^{|\alpha|} l(c_i)\right).$$

We remarked that the length of the encoding  $l(c_i)$  is of order  $O(W_C(i)S_C(i)) = O(S_C^2(i))$ . Since  $S_C(i) \leq S_C(i+1)$  for  $i=1, 2, \dots$ , we achieve the claimed bound  $T = O(|\alpha|S_C^2(|\alpha|))$ .  $\square$

**Remark 3.6.** In the case of bounded fan-in, the “standard encoding” of circuit  $c_n$  is of length  $l(c_n) = O(S_C(n) \log(S_C(n)))$ . The total running time of the algorithm is then  $O(n S_C(n) \log(S_C(n)))$ .

#### 4. Networks are simulated by circuit families

We next state the reverse simulation, of nets by nonuniform families of circuits.

**Theorem 4.1.** *Let  $\mathcal{N}$  be a formal network that computes in time  $T: \mathbb{N} \rightarrow \mathbb{N}$ . There exists a nonuniform family of circuits  $C(\mathcal{N})$  of size  $O(T^3)$ , depth  $O(T \log(T))$ , and width  $O(T^2)$  that accepts the same language as  $\mathcal{N}$  does.*

The proof is given in Sections 4.1 and 4.2. In the first part, we replace a single formal network by a *family* of formal networks with small rational weights. (This is unrelated to the standard fact for *threshold* gates that weights can be taken to have  $n \log n$  bits.) In the second part, we simulate such a family of formal networks by circuits.

#### 4.1. Linear precision suffices

Define a processor to be a *designated output* processor if its activation value is used as an output of the network (i.e. it is an output processor) and is *not* fed into any other processor. A formal network, for which its two output processors are designated, is called an *output designated network*. Its processors, which are not the designated output processors, are called *internal processors*.

For the next result, we introduce the notion of a *q-truncation* net. This is a processor network in which the update equations take the form

$$x_i^+ = q\text{-truncation} \left[ \sigma \left( \sum_{j=1}^N a_{ij} x_j + \sum_{j=1}^M b_{ij} u_j + c_i \right) \right],$$

where *q*-truncation means the operation of truncating after *q* bits.

**Lemma 4.2.** *Let  $\mathcal{N}$  be an output designated network. If  $\mathcal{N}$  computes in time  $T$ , there exists a family of  $T(n)$ -truncation output designated networks  $\mathcal{N}_1(n)$  such that:*

- *For each  $n$ ,  $\mathcal{N}_1(n)$  has the same number of processors and input and output channels as  $\mathcal{N}$  does.*
- *The weights feeding into the internal processors of  $\mathcal{N}_1(n)$  are like those of  $\mathcal{N}$ , but truncated after  $O(T(n))$  bits.*
- *For each designated output processor in  $\mathcal{N}$ , if this processor computes  $x_i^+ = \sigma(f)$ , where  $f$  is a linear function of processors and inputs, then the respective processor in  $\mathcal{N}_1(n)$  computes  $\sigma(2\tilde{f} - 0.5)$ , where  $\tilde{f}$  is the same as the linear function  $f$  but applied instead to the processors of  $\mathcal{N}_1(n)$  and with weights truncated at  $O(T(n))$  bits.*
- *The respective output processors of  $\mathcal{N}$  and  $\mathcal{N}_1(n)$  have the same activation values at all times  $t \leq T(n)$ .*

**Proof.** We first measure the difference (error) between the activations of the corresponding internal processors of  $\mathcal{N}_1(n)$  and  $\mathcal{N}$  at time  $t \leq T(n)$ . This calculation is analogous to that of the chop error in floating point computation [2].

We use the following notations:

- $N$  is the number of processors,  $M$  the number of input lines,  $L \equiv N + M + 1$ .
- $W'$  is the largest absolute value of the weights of  $\mathcal{N}$ ,  $W \equiv W' + 1$ .
- $x_i(t)$  is the value of processor  $i$  of network  $\mathcal{N}$  at time  $t$ .
- $\delta_w \in (0, 1)$  and  $\delta_p > 0$  are the truncation errors at weights and processors, respectively.
- $\varepsilon_t > 0$  is the largest accumulated error at time  $t$  in processors of  $\mathcal{N}_1(n)$ .
- $u \in \{0, 1\}^M$  is the input to both  $\mathcal{N}$  and  $\mathcal{N}_1(n)$ . ( $u(t) = 0^M$  for  $t > n$ .)
- $a_{ij}$ ,  $b_{ij}$ , and  $c_i$  are the weights influencing processor  $i$  of network  $\mathcal{N}$ .
- $\tilde{x}_i(t)$ ,  $\tilde{a}_{ij}$ ,  $\tilde{b}_{ij}$ , and  $\tilde{c}_i$  are the respective activation values of processors, and weights of  $\mathcal{N}_1(n)$ .

Network  $\mathcal{N}_1(n)$  computes at each step

$$\tilde{x}_i^+ = q\text{-truncation} \left[ \sigma \left( \sum_{j=1}^N \tilde{a}_{ij} \tilde{x}_j + \sum_{j=1}^M \tilde{b}_{ij} u_j + \tilde{c}_i \right) \right].$$

We assume by induction on  $t$  that, for all internal processors  $i, j$ ,

$$\begin{aligned} |\tilde{x}_i(t) - x_i(t)| &\leq \varepsilon_t, \\ |\tilde{a}_{ij}(t) - a_{ij}(t)| &\leq \delta_w, \\ |\tilde{b}_{ij}(t) - b_{ij}(t)| &\leq \delta_w, \\ |\tilde{c}_i(t) - c_i(t)| &\leq \delta_w. \end{aligned}$$

Using the global Lipschitz property  $|\sigma(a) - \sigma(b)| \leq |a - b|$ , it follows that

$$\varepsilon_t \leq N(W' + \delta_w)\varepsilon_{t-1} + (N + M + 1)\delta_w + \delta_p \leq LW\varepsilon_{t-1} + L\delta_w + \delta_p.$$

Therefore,

$$\varepsilon_t \leq \sum_{i=0}^{t-1} (LW)^i (L\delta_w + \delta_p) \leq (LW)^t (L\delta_w + \delta_p).$$

We now analyze the behavior of the output processors. We need to prove that  $\sigma(2\tilde{f} - 0.5) = 0, 1$  when  $\sigma(f) = 0, 1$ , respectively. That is,

$$f \leq 0 \Rightarrow \tilde{f} < \frac{1}{4}$$

and

$$f \geq 1 \Rightarrow \tilde{f} > \frac{3}{4}.$$

This happens if  $|f - \tilde{f}| < \frac{1}{4}$ . Arguing as earlier, the condition  $\varepsilon_t < \frac{1}{4}$  suffices. This is translated into the requirement

$$(L\delta_w + \delta_p) \leq \frac{1}{4}(LW)^{-t}.$$

If both  $\delta_w$  and  $\delta_p$  are bounded by  $\frac{1}{8}(LW)^{-(t-1)}$ , this inequality holds. This happens when the weights and the processor activations are truncated after  $O(t \log(LW))$  bits. As  $L$  and  $W$  are constants, we conclude as desired that a sufficient truncation for a computation of length  $T$  is  $O(T)$ .  $\square$

#### 4.2. The network simulation by a circuit

**Lemma 4.3.** *Let  $\mathcal{N}_1$  be a family of  $T(n)$ -truncation output designated networks, where all networks  $\mathcal{N}_1(n)$  consist of  $N$  processors and the weights are all rational numbers with  $O(T)$  bits. Then, there exists a circuit family  $\mathbf{C}$  of size  $O(T^3)$ , depth  $O(T \log(T))$ , and width  $O(T^2)$  such that  $c_n$  accepts the same language as  $\mathcal{N}_1(n)$  does on  $\{0, 1\}^n$ .*

**Proof.** We sketch the construction of the circuit  $c_n$  which corresponds to the  $T(n)$ -truncation output designated net  $\mathcal{N}_1(n)$ .

The network  $\mathcal{N}_1(n)$  has two input lines: data and validation, where the validation line sees  $n$  consecutive 1's followed by 0's. We think of the  $n$  data bits on the data line

which appear simultaneously with the 1's in the validation line, as data input of size  $n$ . These  $n$  bits are fed simultaneously into  $c_n$  via  $n$  input nodes.

To simulate the sequential input in  $\mathcal{N}_1(n)$ , we construct an *input subcircuit* which preserves the input as it is to be released one bit at a time in later times of the computation. The input subcircuit is of size  $nD_C(n)$ .

Let

$$p, \quad p = 1, \dots, N,$$

be a processor of  $\mathcal{N}_1(n)$ . We associate with each processor  $p$  a subcircuit  $sc(p)$ . Each processor  $p \in \mathcal{N}_1(n)$  computes a truncated sum of up to  $N+2$  numbers,  $N$  of which are multiplications of two  $T$ -bit numbers. Hardwiring the weights, we can say that each processor computes a sum of  $(TN+2)$  ( $2T$ )-bit numbers. Using the carry-look-ahead method [19], the summation can be computed via a subcircuit of depth  $O(\log(TN))$ , width  $O(T^2N)$ , and size  $O(T^2N)$ . (This depth is of the same order as the lower bound of similar tasks, see [5, 7].)

As for the saturation, one gate,  $p_u$ , is sufficient for the integer part. As only  $O(T)$  bits are preserved, the activation of each processor can be represented in binary by the unit gate,  $p_u$ , and the most significant gates.

$$p_i, \quad i = 1, \dots, O(T),$$

after the operation

$$\text{AND}(p_i, \neg(p_u)), \quad i = 1, \dots, O(T).$$

Let  $sc(p')$  be a subcircuit of largest depth. Pad the other  $sc(p)$ 's with “demi-gates” (e.g. an AND gate of a single input) so that all  $sc(p)$ 's are of equal depth. The output of circuit  $sc(p)$  is called the *activation* of  $sc(p)$ .

We place the  $N$  subcircuits

$$sc(p), \quad p = 1, \dots, N,$$

to compute in parallel. We call this subcircuit a *layer*. A layer corresponds to one step in the computation of  $\mathcal{N}_1(n)$ . As  $\mathcal{N}_1(n)$  computes in time  $T(n)$ ,  $T(n)$  layers are connected sequentially. Each layer  $i$  receives the  $i$ th input bit from the input subcircuit, and the  $N$  activation values of its preceding layer (except for layer 1, which receives input only). This *main* subarchitecture is of size  $O(T^3)$ , depth  $O(T \log(T))$ , and width  $O(T^2)$ , where  $T = T(n)$ .

As  $\mathcal{N}_1(n)$  may compute the response to different strings of size  $n$  in different times of order  $O(T)$ , we construct an *output subcircuit* which forces the response to every string of size  $n$  to appear at the top of the circuit.

For each layer  $i = 1, \dots, T$ , we apply the AND function to the output of the subcircuits  $sc(p_1), sc(p_2)$ , where  $p_1, p_2$  are the output processors of  $\mathcal{N}_1(n)$ . We transfer these values and apply the OR functions to them. The resulting value is the output of the circuit. When OR is applied at each layer, only  $D_C(n)$  gates are needed for this subcircuit.

The resources of the total circuit are dominated by those of the main subarchitecture.  $\square$

The proof of Theorem 4.1 follows immediately from Lemmas 4.2 and 4.3.

## 5. Real networks versus threshold circuits

A threshold circuit is defined similarly to a Boolean circuit, but the function computed by each node is now a linear threshold function rather than one of the Boolean functions (AND, OR, NOT). Each gate  $i$  computes

$$f_i : \mathbb{B}^{n_i} \mapsto \mathbb{B},$$

where  $\mathbb{B} = \{0, 1\}$ , thus giving rise to the activation updates

$$x_i(t+1) = f_i(x_{i1}, x_{i2}, \dots, x_{in}) \equiv \mathcal{H} \left( \sum_{j=1}^{n_i} a_{ij} x_{ij}(t) + c_i \right). \quad (11)$$

Here  $x_{ij}$  are the activations of the processors feeding into it, and the  $a_{ij}$  and  $c_i$  are integer constants associated with the gate. Without loss of generality, one may assume that these constants can each be expressed in binary with at most  $n_i \log(n_i)$  bits; see [15]. If  $x_i$  is on the bottom level, its input is the external input. The function  $\mathcal{H}$  is the threshold function

$$\mathcal{H}(z) = \begin{cases} 1, & z \geq 0, \\ 0, & z < 0. \end{cases} \quad (12)$$

The relationships between threshold circuits and Boolean circuits are well studied (see for example [17]). They are known to be polynomial equivalent in size. We provide here an alternative direct relationship between threshold circuits and real networks, without passing through Boolean circuits.

### 5.1.1. Statement of result

Recall that  $\text{NET}(T(n))$  is the class of languages recognized by formal networks (with real weights) in time  $T(n)$  and define  $\text{T-CIRCUIT}(S(n))$  as the class of languages recognized by (nonuniform) families of threshold circuits of size  $S(n)$ .

**Theorem 5.1.** *Let  $F$  be such that  $F(n) \geq n$ . Then,  $\text{NET}(F(n)) \subseteq \text{T-CIRCUIT}(\text{Poly}(F(n)))$  and  $\text{T-CIRCUIT}(F(n)) \subseteq \text{NET}(\text{Poly}(F(n)))$ .*

More precisely, we prove the following two facts. For each function  $F(n) \geq n$ :

- $\text{T-CIRCUIT}(F(n)) \subseteq \text{NET}(nF^3(n)\log(F(n)))$ .
- $\text{NET}(F(n)) \subseteq \text{T-CIRCUIT}(F^2(n))$ .

The first implication is proven similarly to the Boolean circuit case. Each threshold gate is encoded in a Cantor-like way, including the description of the weights. We next state the reverse simulation, of nets by nonuniform families of threshold circuits.

**Theorem 5.2.** Let  $\mathcal{N}$  be a formal network that computes in time  $T: \mathbb{N} \rightarrow \mathbb{N}$ . There exists a nonuniform family of threshold circuits  $C(\mathcal{N})$  of size  $O(T^2)$ , depth  $O(T)$ , and width  $O(T)$  that accepts the same language as  $\mathcal{N}$  does.

We start with simulating  $\mathcal{N}$  by the family of  $T(n)$ -truncation output designated networks  $\mathcal{N}_1(n)$  as described in Lemma 4.2. Next, we simulate this family of networks of depth  $T(n)$  and size  $O(T(n))$  via a family of threshold circuits of depth  $2T(n)$  and size  $O(T^2(n))$ .

Assume  $\mathcal{N}' \equiv \mathcal{N}_1(n)$  is an  $m$ -truncation network for input of size  $n$ ;  $\mathcal{N}'$  has depth  $T(n)$  and  $m = O(T(n))$ . Each gate of  $\mathcal{N}'$  computes an addition of  $N$   $m$ -bit numbers; then, it applies the  $\sigma$  function to it. Using a technique similar to the one provided in [17, Ch. 7] (threshold circuits), we show how to simulate each  $\sigma$  gate of  $\mathcal{N}'$  via a threshold circuit of size  $O(m)$  and depth 2. We achieve the simulation in two steps: first we add the  $N$  numbers and then we simulate the application of the saturation functions.

### 5.1.2. Simulating a saturated gate in an $m$ -truncation network by a threshold circuit

Step 1: Adding  $N$   $m$ -bit numbers. Suppose the numbers are

$$z_1, \dots, z_N,$$

each having  $m$ -bit representation:

$$z_1 = z_{i1} z_{i2} \dots z_{im}.$$

The sum of the  $N$   $m$ -bit numbers has  $\leq m + \lfloor \log N \rfloor + 1$  bits in the representation (as the upper bound on the absolute value of the result is  $N(2^m - 1)$ ). Generally, the sum is

$$\begin{array}{r} z_{11} \ z_{12} \ \dots \ z_{1m} \\ + \quad \quad \vdots \\ z_{N1} \ z_{N2} \ \dots \ z_{Nm} \\ \hline y_{-1} \ \dots \ y_{-1} \ y_0 \ y_1 \ y_2 \ \dots \ y_m \end{array}$$

As the network is an  $m$ -truncation network, we only need to compute  $y_0, y_1, \dots, y_m$ . We show below how to compute  $y_k, k \geq 1$ . The circuit for  $y_0$  is very similar.

To compute  $y_k$ , we need to consider only  $z_{ij}$  for all  $i$  and  $j \geq k$ . Look at the sum:

$$\begin{array}{r} z_{1k} \ \dots \ z_{1m} \\ + \quad \vdots \\ z_{Nk} \ \dots \ z_{Nm} \\ \hline c_{-l} \ \dots \ c_{-1} \ c_0 \ y_k \ \dots \ y_m \end{array}$$

It is easy to verify that

$$\tilde{z}_k \equiv c_{-l} \dots c_{-1} c_0 y_k \dots y_m = \sum_{i=1}^N \sum_{j=k}^m (z_{ij} 2^{m-j}).$$

To extract from the sum the  $y_k$ th bit, we build the following circuit.

*Level 1:* For each possible value  $i$  of  $c_{-l} \dots c_{-1} c_0$  ( $i = 1, \dots, 2^{l+1}$ ), we have a pair of threshold gates

$$\begin{aligned}\tilde{y}_{ki0} &= \mathcal{H}(\tilde{z}_k - c_{-l} \dots c_{-1} c_0 \underbrace{1 0 0 \dots 0}_{m-k}), \\ \tilde{y}_{ki1} &= \mathcal{H}(-\tilde{z}_k + c_{-l} \dots c_{-1} c_0 \underbrace{1 1 1 \dots 1}_{m-k}).\end{aligned}$$

If  $y_k = 0$ , exactly one of each pair is active; if  $y_k = 1$ , one of the pairs has both gates active and the rest one only. Thus, the  $y_k$  bit can be computed by counting if more than half of the gates in the first level are active.

*Level 2:* It includes one gate only that computes the desired bit:

$$y_k = \mathcal{H} \left( \sum_{i=1}^{2^{l+1}} (\tilde{y}_{ki0} + \tilde{y}_{ki1}) - (2^{l+1} + 1) \right). \quad (13)$$

*Step 2: Applying the saturated function.* The value of the  $k$ th bit is

$$b_k = \begin{cases} y_k, & c_0 = 0, \\ 0, & c_0 = 1. \end{cases}$$

First, we have to compute  $c_0$ . We allocate  $2^l$  pairs of threshold gates in the first level:

$$\tilde{c}_{ki0} = \mathcal{H}(\tilde{z}_k - c_{-l} \dots c_{-1} \underbrace{1 0 0 \dots 0}_{m+1-k}), \quad \tilde{c}_{ki1} = \mathcal{H}(-\tilde{z}_k + c_{-l} \dots c_{-1} \underbrace{1 1 1 \dots 1}_{m+1-k}).$$

The majority of these gates is the value of  $c_0$ :

$$c_0 \equiv \sum_{i=1}^{2^l} (\tilde{c}_{ki0} + \tilde{c}_{ki1}) - 2^l.$$

We change equation (13) to compute  $b_k$  directly without computing first  $y_k$ :

$$b_k = \mathcal{H} \left( \sum_{i=1}^{2^{l+1}} (\tilde{y}_{ki0} + \tilde{y}_{ki1}) - (2^{l+1} + 1) - c_0 \right). \quad (14)$$

The size of the circuit that computes the  $k$ th bit is then  $O(2^l)$ , where  $l = \lfloor \log N \rfloor$ . We copy this circuit for each of the  $m$  bits to simulate one threshold gate. Thus, each  $\sigma$  gate is simulated via a threshold circuit of depth 2 and size  $O(m)$ . The network itself is hence simulated via  $Nm$  copies of those. As  $m = O(T)$  and  $N$  is considered a constant, the simulating threshold circuit has the size  $O(T^2)$ , and it doubles the depth of the network  $\mathcal{N}'$ .

## 6. Corollaries

Let  $\text{NET-P}$  and  $\text{NET-EXP}$  be the classes of languages accepted by formal networks in polynomial time and exponential time, respectively. Let  $\text{CIRCUIT-P}$  and  $\text{CIRCUIT-EXP}$  be the classes of languages accepted by families of circuits in polynomial and exponential size, respectively.

**Corollary 6.1.**  $\text{NET-P} = \text{CIRCUIT-P}$  and  $\text{NET-EXP} = \text{CIRCUIT-EXP}$ .

The class  $\text{CIRCUIT-P}$  is often called “ $\text{P/poly}$ ” and coincides with the class of languages recognized by Turing machines “with advice sequences” in polynomial time. The following corollary states that this class also coincides with the class of languages recognized in polynomial time by Turing machines that consult oracles, where the oracles are sparse sets. A sparse set  $S$  is a set in which, for each length  $n$ , the number of words in  $S$  of length at most  $n$  is bounded by some polynomial function. For instance, any tally set, i.e. a subset of  $1^*$ , is an example of a sparse set. The class  $P(S)$ , for a given sparse set  $S$ , is the class of all languages computed by Turing machines in polynomial time and using queries from the oracle  $S$ .

From [3, Vol. I, Theorem 5.5, p. 112] and Corollary 6.1, we conclude as follows.

**Corollary 6.2.**

$$\text{NET-P} = \bigcup_{S \text{ sparse}} P(S).$$

From [3, Vol. I, Theorem 5.11, p. 122] (originally [14]), we conclude as follows.

**Corollary 6.3.**  $\text{NET-EXP}$  includes all possible binary languages. Furthermore, most Boolean functions require exponential time complexity.

### 6.1.1. Nondeterministic neural networks

The concept of a nondeterministic circuit family is usually defined by means of an extra input, whose role is that of an oracle. Similarly, we define a *nondeterministic network* to be a network having an extra binary input line, the *guess* line, in addition to the data and validation lines. A language  $L$  is said to be accepted by a nondeterministic formal network  $\mathcal{N}$  in time  $B$  if

$$L = \{\alpha \mid \exists \text{ a guess } \gamma, \phi_{\mathcal{A}}(\alpha, \gamma) = 1, T_{\mathcal{A}}(\alpha, \gamma) \leq B(|\alpha|)\}.$$

It is easy to see that Corollary 6.1, stated for the deterministic case, holds for the nondeterministic case as well. That is, if we define  $\text{NET-NP}$  to be the class of languages accepted by nondeterministic formal networks in polynomial time, and  $\text{CIRCUIT-NP}$  to be the class of languages accepted by nondeterministic nonuniform families of circuits of polynomial size, then we have the following corollary.

**Corollary 6.4.**  $\text{NET-NP} = \text{CIRCUIT-NP}$ .

Since  $\text{NP} \subseteq \text{NET-NP}$  (one may simulate a nondeterministic Turing machine by a nondeterministic network with rational weights), the equality  $\text{NET-NP} = \text{NET-P}$  implies  $\text{NP} \subseteq \text{CIRCUIT-P} = \text{P/poly}$ . Thus, from [10], we conclude the following theorem.

**Theorem 6.5.** *If  $\text{NET-NP} = \text{NET-P}$  then the polynomial hierarchy collapses to  $\Sigma_2$ .*

The above result says that a theory of computation similar to that which arises in the classical case of Turing machine computation is also possible for our model of analog computation. In particular, even though the two models have very different power, the question of knowing if the verification of solutions to problems is really easier than finding solutions, at the core of modern computational complexity, has a precise corresponding version in our setup, and its solution will be closely related to that of the classical case. Of course, it follows from this that it is quite likely that  $\text{NET-NP}$  is strictly more powerful than  $\text{NET-P}$ .

## 7. Complexity over the reals

Blum, Shub, and Smale introduced in [4] a powerful model of computation over the real numbers. This model allows one possible formalization of the notion of analog computing. Three main characteristics differentiate our neural network model from the BSS model, namely:

- The BSS model allows real-valued inputs rather than only binary.
- In the BSS model, values can be compared for exact equality to any particular value, e.g. zero. That is, exact precision is available. This is not possible in our model, as discontinuities are not allowed. By an appropriate choice of weights, we are able, however, to distinguish, for any fixed  $\varepsilon > 0$ , between any two values  $x$  and  $y$  with  $|y - x| > \varepsilon$ .
- The BSS model allows for an infinite range of values in registers – which correspond to our “neurons” – whereas our model restricts the possible range of values to an adjustable, but finite, bound.

The BSS model is closely related to the model that is obtained if two types of neurons are available: “Heaviside” neurons that compute linear threshold functions and identity neurons. This model allows for discontinuous branching, as in the BSS model. We conclude that in polynomial time, the BSS model computes at least the class  $\text{NET-P}(\text{P/poly})$ , and the nondeterministic version computes at least  $\text{NET-NP}(\text{NP/poly})$ .

## 8. Equivalence of different dynamical systems

We show that a large class of different networks and dynamical systems has no more computational power than our neural (first-order) model with real weights.

Analogously to Church's thesis of computability (see e.g. [23, p. 98]), our results suggest the following thesis of time-bounded analog computing: "Any reasonable analog computer will have no more power (up to polynomial time) than first-order recurrent networks."

We consider dynamical systems – which we will call *generalized processor networks* – with far less restrictive structure than the recurrent neural network model which was described above.

Let  $N, M, p$  be natural numbers. A *generalized processor network* is a dynamical system  $D$  that consists of  $N$  processors  $x_1, x_2, \dots, x_N$ , and receives its input  $u_1(t), u_2(t), \dots, u_M(t)$  via  $M$  input lines. A subset of the  $N$  processors, say  $x_{i_1}, \dots, x_{i_p}$ , is the set of output processors of the system, used to communicate the output of the system to the environment. In vector form, a generalized processor network  $D$  updates its processors via the dynamic equation

$$x^+ = f(x, u),$$

where  $x$  is the current state of the network (a vector),  $u$  is an external input (also possibly a vector), and  $f$  is a composition of functions:

$$f = \psi \circ \pi,$$

where

$$\pi : \mathbb{R}^{N+M} \rightarrow \mathbb{R}^N$$

is some vector polynomial in  $N + M$  variables with real coefficients, and

$$\psi : \mathbb{R}^N \mapsto \mathbb{R}^N$$

is any vector function which has a bounded range and is locally Lipschitz. (Thus, the composite function  $f = \psi \circ \pi$  again satisfies the same properties.)

We also assume, as part of the definition of a generalized processor network, that, at least for binary inputs of the type considered in the definition of "formal networks",  $D$  outputs "soft" binary information. That is, there exist two constants,  $\alpha, \beta$ , satisfying  $\alpha < \beta$  and called the *decision thresholds*, such that each output neuron of  $D$  outputs a stream of numbers each of which is either smaller than  $\alpha$  or larger than  $\beta$ . We interpret the outputs of each output neuron  $y$  as a binary value:

$$\text{binary}(y) = \begin{cases} 0 & \text{if } y \leq \alpha, \\ 1 & \text{if } y \geq \beta. \end{cases}$$

In the usual model we studied earlier, the values are always binary, but we allow more generality to show that even if one allows more general analog values, no increase in computational power is attained, at least up to polynomial time.

**Remark 8.1.** The above assumptions imply that, for each  $\rho > 0$ , there exists a constant  $C$  such that, for all  $x$  and  $\tilde{x}$  satisfying

$$|x - \tilde{x}| < \rho \quad \text{and} \quad x \in \text{Range}(\psi)$$

(the absolute value sign indicates Euclidean norm), the following property holds:

$$|\psi(x, u) - \psi(\tilde{x}, u)| \leq C|x - \tilde{x}|$$

for any binary vector  $u$ . A similar property holds for  $f$ .

Let  $T: \mathbb{N} \rightarrow \mathbb{N}$  be a function from integers into integers. We say that a generalized processor network  $D$  computes in time  $T$  if, for every input of size  $n \in \mathbb{N}$ ,  $D$  completes its output in no more than  $T(n)$  steps.

A neural network is a special case of a generalized processor network, in which all coordinates of the function  $\psi$  compute the same piecewise linear function  $\sigma$ , and the polynomial  $\pi$  is a first-order polynomial, i.e. an affine function.

### 8.1. Generalized networks with bounded precision

Let  $D$  be a generalized processor network

$$D: x^+ = \psi(\pi(x, u))$$

as above. Let  $Q$  be a positive integer. The  $Q$ -truncation of  $D$ , denoted

$$Q\text{-truncation}(D),$$

is the network with dynamics defined by

$$x^+ = Q\text{-truncation}[\psi(\pi(x, u))],$$

where “ $Q$ -truncation” represents the operation of truncating after  $Q$  bits. The  $Q$ -chop of  $D$  is the network with dynamics defined by

$$x^+ = Q\text{-chop}[\psi(\pi(x, u))] \equiv Q\text{-truncation}[\psi(\tilde{\pi}_Q(x, u))],$$

where  $\tilde{\pi}_Q$  is the polynomial  $\pi$  but with coefficients truncated after  $Q$  bits.

The next observations insure that round-off errors due to truncation or chopping are not too large.

**Lemma 8.2.** Assume  $D$  computes in time  $T$  with decision thresholds  $\alpha, \beta$ . Then, there is a constant  $c$  such that the function

$$q(n) = cT(n)$$

satisfies the following property. For each positive integer  $n$ , let  $Q = q(n)$ . Then  $Q$ -truncation( $D$ ) computes the same function as  $D$  on inputs of length at most  $n$ , with decision thresholds

$$\alpha' = \alpha + \frac{\beta - \alpha}{3} \quad \text{and} \quad \beta' = \beta - \frac{\beta - \alpha}{3}.$$

**Proof.** Let  $D$  be a generalized processor network satisfying the above conditions, and let  $\tilde{D} = Q\text{-truncation}(D)$ , with  $Q$  still to be decided upon. Let  $\delta$  be the error due to

truncating after  $Q$  bits, i.e.  $\delta = c_1 2^{-Q}$  for some constant  $c_1$ . Finally, let  $\varepsilon_t$  be the largest accumulated error in all the processors by time  $t$ . The following estimates are obtained using the Lipschitz property of  $f$ :

$$\varepsilon_0 = 0,$$

$$\varepsilon_1 = \delta,$$

$$\varepsilon_t = \delta \sum_{i=0}^{t-1} C^i = \delta \frac{C^t - 1}{C - 1},$$

where  $C$  is the Lipschitz constant of  $f$  for  $\rho = 1$  (cf. Remark 8.1). To bound the error with the amount  $\gamma = (\beta - \alpha)/3$ , we require

$$\varepsilon_t \leq \gamma,$$

i.e.

$$\delta \leq \frac{\gamma(C-1)}{C^t - 1} \leq \tilde{C}^{-t}$$

for some constant  $\tilde{C}$ . This requirement is met when  $\delta$  is the truncation error corresponding to

$$Q = \log \left( \left( \frac{1}{c_1} \tilde{C} \right) \right) T,$$

so we can take

$$q(n) = \log \left( \frac{1}{c_1} \tilde{C} \right) T(n). \quad \square$$

As a corollary of Lemma 4.2, and using an argument exactly as in the proof of Lemma 8.2, we conclude the following.

**Lemma 8.3.** *Lemma 8.2 holds for the  $Q$ -chop network as well.*

## 8.2. Equivalence of neural and generalized networks

**Definition 8.4.** Given a vector function  $f = \psi \circ \pi$  as above, we say that  $f$  is *approximable in time  $A_f(n)$*  if there is a Turing machine  $M$  that computes  $T(n)$ -truncation( $f$ ) in time  $A_f(n)$  on each input having total bit size  $n$ .

**Example 8.5.** If  $f = \psi \circ \pi$ ,  $\psi$  is approximable, and  $\pi$  has rational coefficients, then  $f$  is approximable (as  $\pi$  is approximable in this case).

**Lemma 8.6.** *Let  $L(T)$  be the class of languages recognized by generalized processor networks in time  $T$ , for which the function  $f$  is approximable in time  $A_f$ , and the function*

$T$  is computable in time  $M(n)$ . Then,  $L(T)$  is included in the class of languages recognized by Turing machines in time  $O(M(n) + T(n)A_f(T(n)))$ .

**Proof.** Given a generalized processor network  $D$  satisfying the above assumptions, a Turing machine which approximates it can be built as follows. The machine receives an input string of length  $n$ . As a first step, it computes the function  $T(n)$ , and it estimates the required precision  $Q = q(n)$  as in the previous lemma. Finally, it simulates the generalized processor network step by step, forgetting all information but the first  $Q$  required bits. This Turing machine computes the required function in the stated time.  $\square$

**Corollary 8.7.** Let  $D$  be a network which computes in polynomial time  $T$ , and such that  $f$  is approximable in polynomial time. Then the language recognized by  $D$  is in  $P$ .

**Definition 8.8.** Given a vector function  $f = \psi \circ \pi$  as above, we say that  $f$  is *nonuniformly  $F(n)$ -approximable in time  $A_f(n)$*  if there is a Turing machine  $M$  that computes  $T(n)\text{-chop}(f)$  in time polynomial in  $T(n)$  using an advice function (cf. [3, Vol. I, pp. 99–115]) of length  $F(n)$ .

**Example 8.9.** Assume a generalized processor network  $D$  that computes in time  $T$ . A polynomial  $\pi$  with general real coefficients is nonuniformly  $T(n)$ -computable: for each input of size  $n$ , the machine receives the first  $O(T(n))$  bits of each coefficient as an advice sequence, and then computes the polynomial.

From the above results, we may conclude as follows.

**Theorem 8.10.** Let  $D$  be a generalized processor network which computes via a function  $f = \psi \circ \pi$ . Assume  $\psi$  is nonuniformly  $F(n)$ -approximable in polynomial time. Then there exists a neural network  $\mathcal{N}_D$  which recognizes the same language as  $D$  and which does so with at most polynomial-time slowdown. Furthermore, if  $\psi$  is  $F(n)$ -approximable in polynomial time and  $\pi$  involves rational coefficients only, the weights of  $\mathcal{N}_D$  are rational numbers as well.

**Corollary 8.11.** Adding flexibility to the neural network model does not add power to the model, except for a possible polynomial-time speedup. This flexibility includes

- using a high-order polynomial  $\pi$  rather than an affine function,
- using other  $\psi$  functions rather than the saturation we used earlier, including the possibility of having different functions in different neurons,
- allowing for the output to be “soft binary” rather than pure binary.

Note that networks with high-order polynomials have appeared especially in the language recognition literature (see e.g. [8] and the references therein). We emphasize the relationship between these models. Let  $N_1$  be a neural network (of any order)

which recognizes a language  $L$  in polynomial time. Then there is a first-order network  $N_2$  which recognizes the same language  $L$  in polynomial time.

**Remark 8.12.** The networks that we consider are mildly “robust to noise and to implementation error” in the sense that small enough perturbations in weights or (formulated in a suitable sense) in the sigmoid activation function do not affect the computation, as long as “soft binary” outputs are considered. Given any time  $T$ , there is some  $\varepsilon_T$  so that an error of  $\varepsilon_T$  would not affect the computation up to time  $T$ . This is an easy consequence of the continuous dependence of the output on all the data. (A detailed proof involves defining precisely “perturbations of the activation function”; we omit the details.)

## 9. Comments on analog and non-Turing “computation”

In his recent, very popular – and very controversial – book [18], Penrose has argued that the standard model of computing is not appropriate for modeling true biological intelligence. The author argues that physical processes, evolving at a quantum level, may result in computations which cannot be incorporated in Church’s thesis. It is interesting to point out that the work we report here does allow for such non-Turing power, while keeping track of computational constraints – and thus embedding a possible answer to Penrose’s challenge in more classical computer science. Note that Parberry, in [16], also insists that possible non-Turing theories should take account of such constraints, though he suggests a different approach, namely the use of probabilistic computations within the theory of circuit complexity.

Finally, we remark that human cognition seems to be clearly based on “subsymbolic” or “analog” components and modes of operation. As pointed out by many authors, in particular in the work of [13], the issue of understanding how macroscopic symbolic behavior arises from such a substrate is one of the most challenging ones in science. Perhaps our work, with its implicit use of infinite precision for internal computations, is not at all relevant to this understanding, because neurons are often taken to be low-precision devices. On the other hand, it is also possible that the precision issue should be understood solely in terms of limitations on observers and, more generally, interactions with the environment, and in that respect our model is not deficient, since input and output data are binary.

## References

- [1] J. Alspector and R.B. Allen, A neuromorphic VLSI learning system, in: P. Loseleben, ed., *Advanced Research in VLSI: Proceedings of the 1987 Stanford Conference* (MIT Press, Cambridge, MA, 1987) 313–349.
- [2] K.E. Atkinson, *An Introduction to Numerical Analysis* (Wiley, New York, 1989).

- [3] J.L. Balcazar, J. Diaz and J. Gabarro, *Structural Complexity* (Springer, Berlin, 1988).
- [4] L. Blum, M. Shub and S. Smale, On a theory of computation and complexity over the real numbers: NP completeness, recursive functions, and universal machines, *Bull. AMS* **21** (1989) 1–46.
- [5] A.K. Chandra, L. Stockmeyer and U. Vishkin, Constant depth reducibility, *SIAM J. Comput.* **13** (1984) 423–439.
- [6] S.P. Eberhardt, T. Daud, D.A. Kerns, T.X. Brown and A.P. Thakoor, Competitive neural architecture for hardware solution to the assignment problem, *Neural Networks* **4** (1989) 431–442.
- [7] M. Furst, J.B. Saxe and M. Sipser, Parity, circuits, and the polynomial-time hierarchy, in: *Proc. 22nd IEEE Symp. Foundations of Comput. Sci.* (1981) 260–270.
- [8] C.L. Giles, C.B. Miller, D. Chen, H.H. Chen, G.Z. Sun and Y.C. Lee, Learning and extracting finite state automata with second-order recurrent neural networks, *Neural Comput.* **4** (1992) 393–405.
- [9] J.W. Hong, On connectionist models, *Comm. Pure Appl. Math.* **41** (1988) 1039–1050.
- [10] R.M. Karp and R. Lipton, Turing machines that take advice, *Enseign. Math.* **28** (1982) 191–209.
- [11] J. Kilian and H.T. Siegelmann, On the power of sigmoid neural networks, in: *Proc. 6th ACM Workshop on Computational Learning Theory*, Santa Cruz, 1993.
- [12] W. Maass, G. Schnitger and E.D. Sontag, On the computational power of sigmoid versus Boolean threshold circuits, in: *Proc. 32nd IEEE Symp. Foundations of Comput. Sci.* (1991) 767–776.
- [13] B.J. MacLennan, Continuous symbol systems: the logic of connectionism, in: D.S. Levine and M. Aparicio IV, eds., *Neural Networks for Knowledge Representation and Inference* (Lawrence Erlbaum, Hillsdale, NJ, 1992).
- [14] D.E. Muller, Complexity in electronic switching circuits, *IRE Trans. Electronic Comput.* **5** (1956) 15–19.
- [15] S. Muroga, *Threshold Logic and its Applications* (Wiley, New York, 1971).
- [16] I. Parberry, Knowledge, understanding, and computational complexity, Tech. Report CRPDC-92-2, Center for Research in Parallel and Distributed Computing, Department of Computer Sciences, Univ. of North Texas, 1992.
- [17] I. Parberry, *The Computational and Learning Complexity of Neural Networks*, draft (MIT Press, Cambridge, 1994).
- [18] R. Penrose, *The Emperor's New Mind* (Oxford Univ. Press, Oxford, 1989).
- [19] J.E. Savage, *The Complexity of Computing* (Wiley, New York, 1976).
- [20] H.T. Siegelmann and E.D. Sontag, On the computational power of neural nets, in *Proc. 5th ACM Workshop on Computational Learning Theory*, Pittsburgh, PA (1992) 440–449.
- [21] A. Vergis, K. Steiglitz and B. Dickinson, The complexity of analog computation, *Math. Comput. Simulation* **28** (1986) 91–113.
- [22] D. Wolpert, A computationally universal field computer which is purely linear, Report LA-UR-91-2937, Los Alamos National Laboratory.
- [23] A. Yasuhara, *Recursive Function Theory and Logic* (Academic Press, New York, 1971).

