

Circuits Lab 7

Thomas Nattestad
Dimitar Dimitrov

April 2015

1 Experiment 1

For this experiment we constructed the pMOS differential pair. We set the bias transistor to be just at or below threshold. We then measured the I_1 and I_2 for V_2 values of 0.5V, 1.5V, and 2.5V. We then constructed a plot showing I_1 , I_2 , $I_1 - I_2$, and $I_1 + I_2$, as a function of $V_1 - V_2$ for all three values of V_2 that we used. This plot is shown in figure Figure 1. These current-voltage characteristics do not change significantly at all for different values at V_2 .




Figure 1: A plot showing, I_1 , I_2 , I_1-I_2 , I_1+I_2 for three different values of V_2 for a differential pair

Figure 2 on the next page shows the Common-Source Node voltage for all three configurations as a function of the difference in the input voltages. While V_1 is smaller V_2 , V increases with V_1 . It plateaus when it passes V_2 .




Figure 2: V versus V₁-V₂ for all three values of V₂ tested

We also repeated the experiment for $V_b = 1.5V$, which insured the bias current was well above threshold. The graphs are shown in Figure 3 on the following page and Figure 4 on the next page. The total output current no longer stays constant and the individuals ones are linear.




Figure 3: Output current versus V1-V2 with above-threshold bias current




Figure 4: V versus V1-V2 with above-threshold bias current