Report Generated From Altium Designer

Name	Priority	Enabled	Type	Category	Scope	Attributes
AssemblyTestpoint	1	True	Assembly Testpoint Style	Testpoint	All	Under Comp - Allow Sides - Top, Bottom Pref Size = 1.524mm Pref Hole Size = 0.813mm Using Grid = Yes Grid = 0.025mm Grid Tolerance = 0mm
AssemblyTestPointUsage	1	True	Assembly Testpoint Usage	Testpoint	All	Testpoint - One Required Multiple - Not Allowed
BoardOutlineClearance	1	True	Board Outline Clearance	Manufacturing	All	Board Clearance = 0.3mm
Clearance_HV	1	True	Clearance	Electrical	InNetClass('HV') - NOT InNetClass('HV')	Clearance = 0.2mm
DiffPairsRouting_120R_Diff	1	True	Differential Pairs Routing	Routing	InDifferentialPairClass('120R_Diff')	Pref Gap = 0.439mm Min Gap = 0.126mm Max Gap = 0.439mmPref Width = 0.1mm Min Width = 0.1mm Max Width = 0.1mm
FabricationTestpoint	1	True	Fabrication Testpoint Style	Testpoint	All	Under Comp - Allow Sides - Top, Bottom Pref Size = 1.524mm Pref Hole Size = 0.813mm Using Grid = Yes Grid = 0.025mm Grid Tolerance = 0mm
FabricationTestPointUsage	1	True	Fabrication Testpoint Usage	Testpoint	All	Testpoint - One Required Multiple - Not Allowed
Fanout_BGA	1	True	Fanout Control	Routing	IsBGA	Style - Auto Direction - Alternating In and Out Via Grid = 0.025mm
Height	1	True	Height	Placement	All	Pref Height = 12.7mm Min Height = 0mm Max Height = 25.4mm
HoleSize	1	True	Hole Size	Manufacturing	All	Min = 0.2mm Max = 15mm
HoleToHoleClearance	1	True	Hole To Hole Clearance	Manufacturing	All - All	Hole To Hole Clearance = 0.254mm
LayerPairs	1	True	Layer Pairs	Manufacturing	All	Layer Pairs - Enforce
MinimumSolderMaskSliver	1	True	Minimum Solder Mask Sliver	Manufacturing	All - All	Minimum Solder Mask Sliver = 0.04mm
NetAntennae	1	True	Net Antennae	Manufacturing	All	Net Antennae Tolerance = 0mm
PasteMaskExpansion	1	True	Paste Mask Expansion	Mask	All	Expansion = 0mm
PlaneClearance	1	True	Power Plane Clearance	Plane	All	Clearance = 0.508mm
PlaneConnect	1	True	Power Plane Connect Style	Plane	All	Style - Direct Connect
PolygonConnect	1	True	Polygon Connect Style	Plane	All - All	Style - Direct Connect
RoutingCorners	1	True	Routing Corners	Routing	All	Style - 45 Degree Min Setback = 2.54mm Max Setback = 2.54mm
RoutingLayers	1	True	Routing Layers	Routing	All	TopLayer - Enabled InternalPlane1 - DisabledMidLayer2 - Enabled InternalPlane3 - DisabledInternalPlane4 - DisabledMidLayer3 - Enabled InternalPlane2 - DisabledBottomLayer - Enabled
RoutingPriority	1	True	Routing Priority	Routing	All	Priority = 0
RoutingTopology	1	True	Routing Topology	Routing	All	Topology - Shortest
RoutingVias	1	True	Routing Via Style	Routing	All	Pref Size = 0.6mm Pref Hole Size = 0.3mm
Schematic Component Clearance Constraint_2	1	True	Component Clearance	Placement	InComponent('X5') - All	Horizontal Clearance = 0mm Vertical Clearance = -1.27mm
Schematic Matched Net Lengths CSI2	1	True	Matched Lengths	High Speed	InNetClass('CSI2')	Tolerance = 0.254mm
Schematic Supply Nets_15	1	True	Supply Nets	Signal Integrity	InNet('AGND_12V')	Voltage = 0.000
ShortCircuit	1	True	Short-Circuit	Electrical	All - All	Short Circuit - Not Allowed
SilkToSilkClearance	1	True	Silk To Silk Clearance	Manufacturing	All - All	Silk to Silk Clearance = 0.1mm
SilkToSolderMaskClearance	1	True	Silk To Solder Mask Clearance	Manufacturing	IsPad - All	Silk To Solder Mask Clearance = 0.1mm
SolderMaskExpansion_KSZ	1	True	Solder Mask Expansion	Mask	InPadClass('KSZPads')	Expansion = 0mm
UnpouredPolygon	1	True	Modified Polygon	Electrical	All	Allow modified - No Allow shelved - No
UnRoutedNet	1	True	Un-Routed Net	Electrical	All	(No Attributes)
U_MC_M.2	1	True	Room Definition	Placement	InComponentClass('U_MC_M.2')	Region (BR) = (60.625mm, 60.025mm),

Name	Priority	Enabled	Type	Category	Scope	Attributes
						(82.275mm, 75.125mm) Style - Keep Inside
Width_50R	1	True	Width	Routing	InNetClass('50R_Single')	Pref Impedance = 50.00ohms Min Impedance = 50.00ohms Max Impedance = 50.00ohms
Clearance	2	True	Clearance	Electrical	All - All	Clearance = 0.1mm
CoLayout	2	True	Room Definition	Placement	InComponentClass('CoLayout')	Region (BR) = (-706.235mm, -759.885mm), (-655.435mm, -734.485mm) Style - Keep Inside
DiffPairsRouting_100R_Diff	2	True	Differential Pairs Routing	Routing	InDifferentialPairClass('100R_diff')	Pref Gap = 0.299mm Min Gap = 0.1mm Max Gap = 0.299mmPref Width = 0.147mm Min Width = 0.1mm Max Width = 0.147mm
Fanout_LCC	2	True	Fanout Control	Routing	IsLCC	Style - Auto Direction - Alternating In and Out Via Grid = 0.025mm
Schematic Component Clearance Constraint_1	2	True	Component Clearance	Placement	InComponent('X6') - All	Horizontal Clearance = 0mm Vertical Clearance = -1.27mm
Schematic Matched Net Lengths CSI1	2	True	Matched Lengths	High Speed	InNetClass('CSI1')	Tolerance = 0.254mm
Schematic Supply Nets_14	2	True	Supply Nets	Signal Integrity	InNet('AGND_5V')	Voltage = 0.000
SolderMaskExpansion_via	2	True	Solder Mask Expansion	Mask	IsVia	Expansion = 0.102mm
Width	2	True	Width	Routing	All	Pref Width = 0.1mm Min Width = 0.1mm Max Width = 10mm
DiffPairsRouting_90R_Diff	3	True	Differential Pairs Routing	Routing	InDifferentialPairClass('90R_Diff')	Pref Gap = 0.169mm Min Gap = 0.1mm Max Gap = 0.169mmPref Width = 0.202mm Min Width = 0.1mm Max Width = 0.202mm
Fanout_SOIC	3	True	Fanout Control	Routing	IsSOIC	Style - Auto Direction - Alternating In and Out Via Grid = 0.025mm
Schematic Component Clearance Constraint_10	3	True	Component Clearance	Placement	InComponent('L1') - All	Horizontal Clearance = -50mm Vertical Clearance = -50mm
Schematic Matched Net Lengths CSI3	3	True	Matched Lengths	High Speed	InNetClass('CSI3')	Tolerance = 0.254mm
Schematic Supply Nets_13	3	True	Supply Nets	Signal Integrity	InNet('CGND')	Voltage = 0.000
SolderMaskExpansion	3	True	Solder Mask Expansion	Mask	All	Expansion = 0.102mm
U_12V_Reg	3	True	Room Definition	Placement	InComponentClass('U_12V_Reg')	Region (BR) = (42.592mm, 102.56mm), (78.392mm, 137.185mm) Style - Keep Inside
Fanout_Small	4	True	Fanout Control	Routing	(CompPinCount < 5)	Style - Auto Direction - Out Then In Via Grid = 0.025mm
Schematic Component Clearance Constraint_5	4	True	Component Clearance	Placement	InComponent('X11') - All	Horizontal Clearance = -40mm Vertical Clearance = -25mm
Schematic Matched Net Lengths CSI0	4	True	Matched Lengths	High Speed	InNetClass('CSI0')	Tolerance = 0.254mm
Schematic Supply Nets_12	4	True	Supply Nets	Signal Integrity	InNet('VDD_ORIN')	Voltage = 0.000
U_5V_Rail	4	True	Room Definition	Placement	InComponentClass('U_5V_Rail')	Region (BR) = (4.75mm, 102.425mm), (41.25mm, 136.4mm) Style - Keep Inside
Fanout_Default	5	True	Fanout Control	Routing	All	Style - Auto Direction - Alternating In and Out Via Grid = 0.025mm
MatchedLengths_DiffPair	5	True	Matched Lengths	High Speed	InDifferentialPairClass('All Differential Pairs')	Tolerance = 0.254mm
Schematic Component Clearance Constraint	5	True	Component Clearance	Placement	InComponent('L2') - All	Horizontal Clearance = 0.254mm Vertical Clearance = -50mm
Schematic Supply Nets_10	5	True	Supply Nets	Signal Integrity	InNet('+1V2_eth')	Voltage = 0.000
CoLayout Component Clearance_1	6	True	Component Clearance	Placement	InComponentClass('CoLayout') - InComponentClass('CoLayout')	Horizontal Clearance = -10mm Vertical Clearance = -10mm
Schematic Supply Nets_9	6	True	Supply Nets	Signal Integrity	InNet('+2V5_eth')	Voltage = 0.000
Schematic Component Clearance Constraint_3	7	True	Component Clearance	Placement	InComponent('X1') - All	Horizontal Clearance = -50mm Vertical Clearance = -25mm
Schematic Supply Nets_8	7	True	Supply Nets	Signal Integrity	InNet('+12V_SYS')	Voltage = 0.000

Name	Priority	Enabled	Type	Category	Scope	Attributes
ComponentClearance	8	True	Component Clearance	Placement	All - All	Horizontal Clearance = 0.15mm Vertical Clearance = 0.15mm
Schematic Supply Nets_7	8	True	Supply Nets	Signal Integrity	InNet('GND')	Voltage = 0.000
Schematic Supply Nets_6	9	True	Supply Nets	Signal Integrity	InNet('+3V3_ORIN')	Voltage = 0.000
Schematic Supply Nets_5	10	True	Supply Nets	Signal Integrity	InNet('+5V_SYS')	Voltage = 0.000
Schematic Supply Nets_4	11	True	Supply Nets	Signal Integrity	InNet('USBC_VBUS')	Voltage = 0.000
Schematic Supply Nets_3	12	True	Supply Nets	Signal Integrity	InNet('+1V8_ORIN')	Voltage = 0.000
Schematic Supply Nets_2	13	True	Supply Nets	Signal Integrity	InNet('+3V3_HDMI')	Voltage = 0.000
Schematic Supply Nets_1	14	True	Supply Nets	Signal Integrity	InNet('+5V_HDMI')	Voltage = 0.000
Schematic Supply Nets	15	True	Supply Nets	Signal Integrity	InNet('USBA_VBUS')	Voltage = 0.000