Report Generated From Altium Designer

Name	Priority	Enabled	Type	Category	Scope	Attributes
AssemblyTestpoint	1	True	Assembly Testpoint Style	Testpoint	All	Under Comp - Allow Sides - Top, Bottom Pref Size = 1.524mm Pref Hole Size = 0.813mm Using Grid = Yes Grid = 0.025mm Grid Tolerance = 0mm
AssemblyTestPointUsage	1	True	Assembly Testpoint Usage	Testpoint	All	Testpoint - One Required Multiple - Not Allowed
BoardOutlineClearance_Polygon	1	True	Board Outline Clearance	Manufacturing	IsPolygon	Board Clearance = 0.4mm
Clearance_90R_Diff	1	True	Clearance	Electrical	InNetClass('90R_Diff') - InNetClass('90R_Diff')	Clearance = 0.1mm
ComponentClearance	1	True	Component Clearance	Placement	All - All	Horizontal Clearance = 0.254mm Vertical Clearance = 0.254mm
DiffPairsRouting_D120	1	True	Differential Pairs Routing	Routing	InDifferentialPairClass('120R_Diff')	Pref Gap = 0.436mm Min Gap = 0.102mm Max Gap = 0.436mmPref Width = 0.107mm Min Width = 0.1mm Max Width = 0.107mm
FabricationTestpoint	1	True	Fabrication Testpoint Style	Testpoint	All	Under Comp - Allow Sides - Top, Bottom Pref Size = 1.524mm Pref Hole Size = 0.813mm Using Grid = Yes Grid = 0.025mm Grid Tolerance = 0mm
FabricationTestPointUsage	1	True	Fabrication Testpoint Usage	Testpoint	All	Testpoint - One Required Multiple - Not Allowed
Fanout_BGA	1	True	Fanout Control	Routing	IsBGA	Style - Auto Direction - Alternating In and Out Via Grid = 0.025mm
Height	1	True	Height	Placement	All	Pref Height = 12.7mm Min Height = 0mm Max Height = 25.4mm
HoleSize	1	True	Hole Size	Manufacturing	All	Min = 0.025mm Max = 5mm
HoleToHoleClearance	1	True	Hole To Hole Clearance	Manufacturing	All - All	Hole To Hole Clearance = 0.1mm
LayerPairs	1	True	Layer Pairs	Manufacturing	All	Layer Pairs - Enforce
MatchedLengths	1	True	Matched Lengths	High Speed	InDifferentialPairClass('All Differential Pairs')	Tolerance = 0.254mm
MinimumSolderMaskSliver	1	True	Minimum Solder Mask Sliver	Manufacturing	All - All	Minimum Solder Mask Sliver = 0.03mm
NetAntennae	1	True	Net Antennae	Manufacturing	All	Net Antennae Tolerance = 0mm
PasteMaskExpansion	1	True	Paste Mask Expansion	Mask	All	Expansion = 0mm
PlaneClearance	1	True	Power Plane Clearance	Plane	All	Clearance = 0.508mm
PlaneConnect	1	True	Power Plane Connect Style	Plane	All	Style - Relief Connect Expansion = 0.508mm Width = 0.254mm Gap = 0.254mm # Entries = 4
PolygonConnect	1	True	Polygon Connect Style	Plane	All - All	Style - Direct Connect
RoutingCorners	1	True	Routing Corners	Routing	All	Style - 45 Degree Min Setback = 2.54mm Max Setback = 2.54mm
RoutingLayers	1	True	Routing Layers	Routing	All	TopLayer - Enabled MidLayer1 - Enabled MidLayer2 - Enabled BottomLayer - Enabled
RoutingPriority	1	True	Routing Priority	Routing	All	Priority = 0
RoutingTopology	1	True	Routing Topology	Routing	All	Topology - Shortest
RoutingVias	1	True	Routing Via Style	Routing	All	Pref Size = 0.6mm Pref Hole Size = 0.3mm
Schematic Supply Nets_9	1	True	Supply Nets	Signal Integrity	InNet('+12V_f')	Voltage = 0.000
ShortCircuit	1	True	Short-Circuit	Electrical	All - All	Short Circuit - Not Allowed
SilkToSilkClearance	1	True	Silk To Silk Clearance	Manufacturing	All - All	Silk to Silk Clearance = 0.15mm
SilkToSolderMaskClearance	1	True	Silk To Solder Mask Clearance	Manufacturing	IsPad - All	Silk To Solder Mask Clearance = 0.1mm
SolderMaskExpansion_via	1	True	Solder Mask Expansion	Mask	IsVia	Expansion = 0.102mm
UnpouredPolygon	1	True	Modified Polygon	Electrical	All	Allow modified - No Allow shelved - No
UnRoutedNet	1	True	Un-Routed Net	Electrical	All	(No Attributes)
Width_50Ohm	1	True	Width	Routing	InNetClass('50Ohm')	Pref Impedance = 50.00ohms Min

Name	Priority	Enabled	Type	Category	Scope	Attributes
						Impedance = 50.00ohms Max Impedance = 50.00ohms
BoardOutlineClearance	2	True	Board Outline Clearance	Manufacturing	All	Board Clearance = 0.01mm
Clearance	2	True	Clearance	Electrical	All - All	Clearance = 0.102mm
DiffPairsRouting_D90	2	True	Differential Pairs Routing	Routing	InDifferentialPairClass('90R_Diff')	Pref Gap = 0.195mm Min Gap = 0.1mm Max Gap = 0.195mmPref Width = 0.237mm Min Width = 0.1mm Max Width = 0.237mm
Fanout_LCC	2	True	Fanout Control	Routing	IsLCC	Style - Auto Direction - Alternating In and Out Via Grid = 0.025mm
Schematic Supply Nets_1	2	True	Supply Nets	Signal Integrity	InNet('3V3_USB')	Voltage = 0.000
SolderMaskExpansion	2	True	Solder Mask Expansion	Mask	All	Expansion = 0.102mm
Width	2	True	Width	Routing	All	Pref Width = 0.254mm Min Width = 0.102mm Max Width = 5mm
Fanout_SOIC	3	True	Fanout Control	Routing	IsSOIC	Style - Auto Direction - Alternating In and Out Via Grid = 0.025mm
Schematic Supply Nets_8	3	True	Supply Nets	Signal Integrity	InNet('V_SYS')	Voltage = 0.000
Fanout_Small	4	True	Fanout Control	Routing	(CompPinCount < 5)	Style - Auto Direction - Out Then In Via Grid = 0.025mm
Schematic Supply Nets_7	4	True	Supply Nets	Signal Integrity	InNet('VCC')	Voltage = 0.000
Fanout_Default	5	True	Fanout Control	Routing	All	Style - Auto Direction - Alternating In and Out Via Grid = 0.025mm
Schematic Supply Nets_6	5	True	Supply Nets	Signal Integrity	InNet('+12V')	Voltage = 0.000
Schematic Supply Nets_5	6	True	Supply Nets	Signal Integrity	InNet('+5V')	Voltage = 0.000
Schematic Supply Nets_4	7	True	Supply Nets	Signal Integrity	InNet('+5V_f')	Voltage = 0.000
Schematic Supply Nets_3	8	True	Supply Nets	Signal Integrity	InNet('1V8')	Voltage = 0.000
Schematic Supply Nets_2	9	True	Supply Nets	Signal Integrity	InNet('+3V3')	Voltage = 0.000
Schematic Supply Nets	10	True	Supply Nets	Signal Integrity	InNet('GND')	Voltage = 0.000