


# LECTURE 3

## Introduction To Microelectronics Fabrication Processes


# Semiconductor Manufacturing Processes

- **Design**
  - Mask info to MASK-SHOP + GDSII file
- **Mask making**
- **Generate runcard**
- **Wafer Preparation**
- **Front-end Processes (individual transistor)**
  - Deposition
  - Oxidation
  - Diffusion
  - Photolithography
  - Etch (wet and dry)
  - Implantation
- **Backend Process**
  - Deposition (oxide, nitride etc)
  - Metalization
  - Rapid Thermal Process
  - Lithography & Etch
- **Test (Parametric and Functional)**
- **Packaging**


# VLSI DESIGN FLOW



# Pattern Preparation




**Reticle**



# Wafer Preparation

- Silicon Refining
- Crystal Pulling
- Wafer Slicing & Polishing
- Epitaxial Silicon Deposition



# Silicon Refining

## Chemical Reactions

Silicon Refining:  $\text{SiO}_2 + 2 \text{C} \rightarrow \text{Si} + 2 \text{CO}$

Silicon Purification:  $\text{Si} + 3 \text{HCl} \rightarrow \text{HSiCl}_3 + \text{H}_2$

Silicon Deposition:  $\text{HSiCl}_3 + \text{H}_2 \rightarrow \text{Si} + 3 \text{HCl}$

## Reactants



## Silicon Intermediates



Polysilicon Ingots




Silicon nugget inside crucible

# Crystal Pulling

## Czochralski Method

- Silicon quartzite are melted in quartz crucible
- Crucible is placed in high-temperature furnace
- Crystal seed is brought into contact with molten silicon
- The puller is slowly pull-up.
- Deposited silicon melt condenses and large rounded single crystal is formed



# Single Crystal Growth





CZ Crystal Pullers  
(Mitsubishi Materials Silicon)



Single Crystal Silicon Ingot





# Wafer Slicing & Polishing




The silicon ingot is sliced into individual wafers, polished, and cleaned.

# Wafer Polished

- Grinding
- Edge Polished
- Slicing
- Lapping
- Polished
- Process Control



# Epitaxial Silicon Deposition



## Chemical Reactions

Silicon Deposition:  $\text{HSiCl}_3 + \text{H}_2 \rightarrow \text{Si} + 3 \text{HCl}$

## Process Conditions

Flow Rates: 5 to 50 liters/min

Temperature: 900 to 1,100 degrees C.

Pressure: 100 Torr to Atmospheric

## Silicon Sources

$\text{SiH}_4$

$\text{H}_2\text{SiCl}_2$

$\text{HSiCl}_3$  \*

$\text{SiCl}_4$  \*

## Dopants

$\text{AsH}_3$

$\text{B}_2\text{H}_6$

$\text{PH}_3$

## Etchant


$\text{HCl}$

## Carriers

$\text{Ar}$

$\text{H}_2$  \*

$\text{N}_2$



\* High proportion of the total product use


# Front-End/Back-end Processes

## Front-end

- Fabrication steps up to the formation of individual transistors which electrically isolated

## Back-end

- Fabrication steps to connect every single transistors until completed



# Front-end Process

- OXIDATION
- DIFFUSION
- DEPOSITION
- LITHOGRAPHY
- ION IMPLANTATION




# OXIDATION

PURPOSE: TO GROW SILICON OXIDE FILM

## WHAT IS OXIDATION?

A PROCESS OF 'GROWING' SILICON OXIDE ON A WAFER, EITHER ON BARE SILICON OR EXISTING SILICON OXIDE LAYER

## PROCESS EQUATIONS



**O<sub>2</sub>/H<sub>2</sub>O DIFFUSE TO SILICON WAFER/OXIDE LAYER  
AND REACT WITH Si**

**WHEN REACTION ON SURFACE IS DONE, THICKER  
FILM WILL REQUIRE THE REACTANT SPECIES TO  
DIFFUSE DEEPER INTO SILICON  
(Deal-Groove Linear - Parabolic Model)**

**GENERALLY AT HIGH TEMPERATURE OF 600 - 1200 °C.**

**GASES USED ARE BASICALLY  $O_2$ , OR  $H_2$  AND  $O_2$ .**

**DILUTED PROCESS WHERE SMALL AMOUNT OF  $O_2$  WITH  $N_2$  AS DILUTER TO GET LOWER GROWTH RATE (FOR BETTER CONTROL OF VERY THIN OXIDE)**

**$O_2$  ALONE IS CALLED DRY OXIDATION**

**$H_2$  AND  $O_2$  IS CALLED WET OXIDATION**



# FURNACE SYSTEM FOR OXIDATION


## VERTICAL FURNACE



# FURNACE SYSTEM FOR OXIDATION

## HORIZONTAL FURNACE






# DIFFUSION


**PURPOSE: TO DRIVE IN DOPANT INTO CERTAIN DEPTH IN SEMICONDUCTOR SUBSTRATE AFTER ION IMPLANTATION PROCESS OR SPIN ON DOPANT TECHNIQUE**

Particle net movement from;

a region of **HIGH** concentration to a region of **LOW** concentration



# Epitaxial CVD Growth



# DEPOSITION

**PURPOSE: TO DEPOSIT MATERIALS SUCH AS NITRIDE, OXIDE, POLYSI ETC**

## **METHODS**


**PECVD**

**LPCVD**

**SACVD**

**PVD**

**EVAPORATION**



## Chemical Reactions

Nitride Deposition:  $3 \text{SiH}_4 + 4 \text{NH}_3 \rightarrow \text{Si}_3\text{N}_4 + 12 \text{H}_2$

Polysilicon Deposition:  $\text{SiH}_4 \rightarrow \text{Si} + 2 \text{H}_2$

## Process Conditions (Silicon Nitride LPCVD)

Flow Rates: 10 - 300 sccm

Temperature: 600 degrees C.

Pressure: 100 mTorr

### Polysilicon Nitride

$\text{H}_2$

$\text{N}_2$

$\text{SiH}_4$  \*

$\text{AsH}_3$

$\text{B}_2\text{H}_6$

$\text{PH}_3$

$\text{NH}_3$  \*


$\text{H}_2\text{SiCl}_2$  \*

$\text{N}_2$

$\text{SiH}_4$  \*

$\text{SiCl}_4$

## Vertical LPCVD Furnace




\* High proportion of the total product use



# PHOTOLITHOGRAPHY


- **A process for producing highly accurate, microscopic, two dimensional patterns in a photosensitive material.**
- **These patterns are replicas of master pattern on a durable photomask, typically made of a thin patterned layer of chromium on a transparent glass plate.**
- **The process is repeated many times to build an integrated circuit**






# Photolithography Process Flow


## Nine basic microlithographic process steps




# Photoresist Patterning




Photomask



Exposure



After etch




After development

## Photolithography room

- Photolithography area is yellow-lighted to prevent exposure of photoresist coated wafers to the light.
- It is a class-10 clean room and is the highest level of cleanliness in the clean room suite.



# Photoresist Coating Processes



## Photoresists

Negative Photoresist \*

Positive Photoresist \*

## Other Ancillary Materials (Liquids)

Edge Bead Removers \*

Anti-Reflective Coatings \*

Adhesion Promoters/Primers (HMDS) \*

Rinsers/Thinners/Corrosion Inhibitors \*

Contrast Enhancement Materials \*

## Developers


TMAH \*

Specialty Developers \*


## Inert Gases

Ar

N<sub>2</sub>



# Exposure Processes




## Expose

$\text{Kr} + \text{F}_2 \text{ (gas) } *$

## Inert Gases

$\text{N}_2$





# Ion Implantation

To introduce impurities into substrate by bombardments of ions

- Well Implants
- Channel Implants ( $V_t$  adjust)
- Source/Drain Implants



# Ion Implantation



## Process Conditions

Flow Rate: 5 sccm

Pressure:  $10^{-5}$  Torr

Accelerating Voltage: 5 to 200 keV

## Gases


Ar  
AsH<sub>3</sub>  
B<sup>11</sup>F<sub>3</sub> \*  
He  
N<sub>2</sub>  
PH<sub>3</sub>  
SiH<sub>4</sub>  
SiF<sub>4</sub>  
GeH<sub>4</sub>

## Solids

Ga  
In  
Sb

## Liquids

Al(CH<sub>3</sub>)<sub>3</sub>




\* High proportion of the total product use





# Etch

- Conductor Etch
  - Poly Etch and Silicon Trench Etch
  - Metal Etch
- Dielectric Etch



# Conductor Etch



## Chemical Reactions

Silicon Etch:  $\text{Si} + 4 \text{HBr} \rightarrow \text{SiBr}_4 + 2 \text{H}_2$

Aluminum Etch:  $\text{Al} + 2 \text{Cl}_2 \rightarrow \text{AlCl}_3$

## Process Conditions

Flow Rates: 100 to 300 sccm

Pressure: 10 to 500 mTorr

RF Power: 50 to 100 Watts

## Polysilicon Etches

HBr \*

$\text{C}_2\text{F}_6$

$\text{SF}_6$  \*

$\text{NF}_3$  \*

$\text{O}_2$

## Aluminum Etches

$\text{BCl}_3$  \*


$\text{Cl}_2$

## Diluents

Ar



He

$\text{N}_2$




\* High proportion of the total product use

# Dielectric Etch



## Chemical Reactions



## Process Conditions

Flow Rates: 10 to 300 sccm

Pressure: 5 to 10 mTorr


RF Power: 100 to 200 Watts

## Plasma Dielectric Etches

$\text{CHF}_3$  \*  
 $\text{CF}_4$   
 $\text{C}_2\text{F}_6$   
 $\text{C}_3\text{F}_8$   
 $\text{CO}$  \*

## Diluents


Ar  
 He  
 $\text{N}_2$




\* High proportion of the total product use

# Cleaning

- Critical Cleaning
- Photoresist Strips
- Pre-Deposition Cleans




# Critical Cleaning



## Process Conditions

Temperature: Piranha Strip is 180 degrees C.



## RCA Clean

SC1 Clean (H<sub>2</sub>O + NH<sub>4</sub>OH + H<sub>2</sub>O<sub>2</sub>) \*

\* SC2 Clean (H<sub>2</sub>O + HCl + H<sub>2</sub>O<sub>2</sub>) \*

## Piranha Strip

\* H<sub>2</sub>SO<sub>4</sub> + H<sub>2</sub>O<sub>2</sub> \*

## Nitride Strip

H<sub>3</sub>PO<sub>4</sub> \*

## Oxide Strip

HF + H<sub>2</sub>O \*

## Dry Strip

N<sub>2</sub>O

O<sub>2</sub>

CF<sub>4</sub> + O<sub>2</sub>

O<sub>3</sub>

## Solvent Cleans

NMP

Proprietary Amines (liquid)

## Dry Cleans

HF

O<sub>2</sub> Plasma


Alcohol + O<sub>3</sub>

## Back-end Process


- CVD Dielectrics
- CVD Tungsten
- PVD Metal
- Planarization
  - local (deposit-etch)
  - global (CMP)

# Thin Films


- Chemical Vapor Deposition (CVD) Dielectric
- CVD Tungsten
- Physical Vapor Deposition (PVD)
- Chamber Cleaning



# Chemical Vapor Deposition (CVD) Dielectric



## Chemical Reactions



## Process Conditions (ILD)

Flow Rate: 100 to 300 sccm

Pressure: 50 Torr to Atmospheric


## CVD Dielectric

$\text{O}_2$

$\text{O}_3$

TEOS \*


TMP \*




\* High proportion of the total product use



# Chemical Vapor Deposition (CVD) Tungsten



## Chemical Reactions



## Process Conditions

Flow Rate: 100 to 300 sccm

Pressure: 100 mTorr

Temperature: 400 degrees C.


## CVD Dielectric

$\text{WF}_6$  \*

Ar



$\text{H}_2$

$\text{N}_2$



\* High proportion of the total product use

# Physical Vapor Deposition (PVD)



## Process Conditions

Pressure: < 5 mTorr

Temperature: 200 degrees C.

RF Power:

## Barrier Metals


$\text{SiH}_4$

Ar

$\text{N}_2$


$\text{N}_2$

Ti PVD Targets \*




\* High proportion of the total product use

# Chamber Cleaning



## Chemical Reactions



## Process Conditions

Flow Rates: 10 to 300 sccm

Pressure: 10 to 100 mTorr


RF Power: 100 to 200 Watts

## Chamber Cleaning

$\text{C}_2\text{F}_6$  \*

$\text{NF}_3$

$\text{ClF}_3$




Chamber Wall Cross-Section


\* High proportion of the total product use

# Planarization

- Oxide Planarization
- Metal Planarization



# Chemical Mechanical Planarization (CMP)



## Process Conditions (Oxide)

Flow: 250 to 1000 ml/min

Particle Size: 100 to 250 nm

Concentration: 10 to 15%, 10.5 to 11.3 pH

## Process Conditions (Metal)

Flow: 50 to 100 ml/min

Particle Size: 180 to 280 nm

Concentration: 3 to 7%, 4.1 - 4.4 pH

## Backing (Carrier) Film

Polyurethane

## Pad

Polyurethane

## Pad Conditioner

Abrasive

## CMP (Oxide)

Silica Slurry \*

KOH \*



NH<sub>4</sub>OH

H<sub>2</sub>O

## CMP (Metal)

Alumina \*


FeNO<sub>3</sub>




\* High proportion of the total product use.

# Test and Assembly


- Electrical Test Probe
- Die Cut and Assembly
- Die Attach and Wire Bonding
- Final Test



# Electrical Test Probe




**Defective IC**



**Individual integrated circuits  
are tested to distinguish good  
die from bad ones.**


# Die Cut and Assembly

Good chips are attached  
to a lead frame package.






# Die Attach and Wire Bonding



# Final Test

**Chips are electrically tested under varying environmental conditions.**



# References

1. CMOS Process Flow in Wafer Fab, Semiconductor Manufacturing Technology, DRAFT, Austin Community College, January 2, 1997.
2. Semiconductor Processing with MKS Instruments, Inc.
3. Worthington, Eric. “New CMP architecture addresses key process issues,” *Solid State Technology*, January 1996.
4. Leskonic, Sharon. “Overview of CMP Processing,” SEMATECH Presentation, 1996.
5. Gwozdz, Peter. “Semiconductor Processing Technology” SEMI, 1997.
6. CVD Tungsten, Novellus Sales Brochure, 7/96.
7. Fullman Company website. “Fullman Company - The Semiconductor Manufacturing Process,” <http://www.fullman.com/semiconductors/index.html>, 1997.
8. Barrett, Craig R. “From Sand to Silicon: Manufacturing an Integrated Circuit,” *Scientific American Special Issue: The Solid State Century*, January 22, 1998.