EE789: Accelerator

Dimple Kochar- Roll Number 16D070010

October 6, 2019

1 Overview of the assignment

We are designing an accelerator which will perform dot-products of a data (image) matrix, with a kernel. Suppose there is an image with pixels $x_{i,j}: 0 \le i < 32, 0 \le j < 32$. Further, our kernel is a 4x4 image $k_{i,j}: 0 \le i < 4, 0 \le j < 4$. The pixels and kernel values are coded as 16-bit unsigned integers, and overflows are ignored. Let p take on values 0, 1,..., 28, and q take on values 0, 1,..., 28. The accelerator is supposed to compute the following numbers:

$$u_{p,q} = \sum_{i=0}^{i=3} \sum_{j=0}^{j=3} x_{p+i,q+j} * k_{i,j}$$
 (1)

2 Design/Algorithm

The accelerator starts functioning on obtaining a start signal from a pipe. Once that is sent, it makes sends a status = 0 through a pipe (and also writes 0 to the status register). It then fetches the kernel and image and computes the dot product and stores it where the image was. It then sends a status = 1 signal (and writes to status register in memory), so that outside world can take out the computed $u_{i,j}$. Command counter is then checked, and if it is non-zero, the accelerator decrements it and starts working on another image. The assignment is basically divided in 3 major tasks:

- 1) To fetch memory efficiently
- 2) To compute dot product
- 3) To store it back in memory

As memory takes time to be accessed, we need to fetch an optimum amount so as to not take up to much storage as we've a constraint on memory and not let it become a bottleneck either. What I have done is that I fetch a 4*4 block initially by 4 memory accesses. Then, since the latter 3 columns will be used for the next computation, I store, I fetch only one more column for the next computation and so on.

My design decisions:

- 1) I have a 1536 length array of 16 bit unsigned int as memory (3KB) mem[1536]. 0-1023 are used as incoming image. 1024-1039 are used as kernel. 1040 is used as command counter. 1041 is used as status register. Outgoing image is written in place of incoming image. The layout of $x_{i,j}$ and $u_{i,j}$ is mem[32*i+j]. I am keeping an address width of 12 bits (11 bits required but initially taken).
- 2) I have implemented parallelism through pipelining of innermost nested blocks in the code.

3 Design implementation


- 1) We initialize memory with numbers (our image and kernel).
- 2) Accelerator waits till the start signal arrives and once it arrives, sets status = 0.
- 3) It first fetches kernel and stores it in an array of 16 unsigned ints.
- 4) Then it starts with the first row of image. It initially fetches 4*4 block and computes $u_{1,1}$
- 5) Using the previously fetched columns, it then just fetches one 4*1 column and computes $u_{1,2}$. this continues till $u_{1,28}$ is computed.
- 6) This repeats for all 29 rows. And the image is stored right where $p_{i,j}$ was.
- 7) It then sets status = 1 and checks if the command counter is not zero. If yes, it again starts the process. Else, it stops.

Testbench was made with obtaining status, output image with the address of output image as outputs from the pipe, while feeding in a start signal. Command counter can be changed in code or a pipe can be used (can be changed depending on user).


4 Results

On running aa2c, ./testbench_aa2c, we get the right results for 1 or more images.

VHDLsim too gives us the correct results. Pipelined version takes lesser time compared to non-pipelined as expected. Non-pipelined takes around 30 minutes of simulation time whereas pipelined around 23 minutes.



aa2c simulation.



vhdlsim