









1) ADD






2) ADC




3) ADZ




4) ADI




5) NAND



6) NDC




7) NDZ




Assumption:
for ADC, ADZ,
NDC, NDZ:
the zero and
carry flags of
the alu are
what have been
left by the
previous
instruction.
Those flags are
considered.


8. LHI






9. LW




10. SW



13. BEQ



15. JLR



11. LM

(alu) \rightarrow 8 bit alu.

t4, t6 \rightarrow 8 bit registers.

t5 \rightarrow 3 bit register

t3 \rightarrow 16 bit register)

PE \rightarrow 8 bit priority encoder.

D \rightarrow 8 bit decoder.

(S1)



(S2)



ir₉₋₁₁ \rightarrow rf_a1
rf_d1 \rightarrow t3
ir₀₋₇ \rightarrow t4.




t4 \rightarrow PE \rightarrow t5
t5 \rightarrow D \rightarrow t6
t4 \rightarrow alu_a
t6 \rightarrow alu_b.
alu-out \rightarrow t4
alu_z \rightarrow z.



If (!z), then
t3 \rightarrow mem_a
mem_d \rightarrow rf_d3
t5 \rightarrow rf_a3.



If (!z) then
t3 \rightarrow alu_a
t1 \rightarrow alu_b
alu-out \rightarrow t3.



7 times unless z=1, then goes to next instruction.

12. SM.

(S1)



(S2)



(S22)



(S23)



If (!z) then
t3 \rightarrow mem_a.
t5 \rightarrow rf_a3
rf_d3 \rightarrow mem_d.



(S25)



(S23)



(S26)



(S25)

7 times unless z=1, then goes to next instruction


Next state decoder logic

∴ We have 26 states
∴ 5 bits required.

Current state	Decoder	Next	state(s)
S1 00001	—	S2	00010
S2 00010	D1	S3	00011
		S10	01010
		S18	10010
		S22	10110
S3 00011	D2	S12	01100
		S4	00100
		S8	01000
		S20	10100
S4 00100	D3	S15	01111
		S6	00110
		S9	01001
		S5	00101
		S13	01101
		S7	00111
		S21	10101
S5 00101	—	S1	00001
S6 00110	—	S1	00001
S7 00111	—	S1	00001
S8 01000	—	S4	00100
S9 01001	—	S1	00001
S10 01010	—	S11	01011
S11 01011	—	S1	00001
S12 01100	—	S1	00001
S13 01101	—	S14	01110
S14 01110	—	S1	00001
S15 01111	—	S16	10000
S16 10000	—	S1	00001

S17	10001	—	S1	00001
S18	10010	—	S19	10011
S19	100101	—	S1	00001
S20	10100	—	S1	00001
S21	10101	—	S17	10001
S22	10110	—	S23	10111
S23	10111	D84	S24	11000
			S26	11010
S24	11000	— S225	S25	11001
S25	11001	D5	10111 S1	00001
			S23	10110
S26	11010	—	S25	11001

FSM :



Next state decoder logic



Instructions.

- (4) (2) 00010 \rightarrow 00011 (3) 1, 2, 3, 4, 5, 6, 7, 9, 10, 13
 01010 (10) 8
 10010 (18) 14, 15
 10110 (22) 11, 12.

Next State

ir₁₂₋₁₅ ~~tr~~ \rightarrow 0000, 0001, 0010, 0100, 0101, 1100 \rightarrow 00011.
 \rightarrow 0011
 \rightarrow 1000, 1001
 \rightarrow 0110, 0111
 \rightarrow 01010
 \rightarrow 10010
 \rightarrow 10110

ir . 15 14 13 12 - - - 0

a	b	c	d				
---	---	---	---	--	--	--	--


$$x = \bar{a}\bar{b}\bar{c}\bar{d} + \bar{a}\bar{b}\bar{c}d + \bar{a}\bar{b}c\bar{d} + \bar{a}b\bar{c}\bar{d} + \bar{a}b\bar{c}d + ab\bar{c}\bar{d}$$

$$y = \bar{a}\bar{b}cd$$

$$z = a\bar{b}\bar{c}\bar{d} + a\bar{b}\bar{c}d$$

$$w = \bar{a}bcd + \bar{a}bcd.$$

Next state = ~~(z+w)~~ y w 1 x



D2

(3) 00011 \rightarrow 01100 (12)
 00100 (4)
 01000 (8)
 10100 (20)

Instructions:
 9, 10
 1, 2, 3, 5, 6, 7, 13
 4
 15

$ir_{12-15} \rightarrow$ 0000, 0010, ~~0100~~ 1100 \rightarrow 00100 (4)
 \rightarrow ~~0000~~ 0100, 0101 \rightarrow 01100 (12)
 \rightarrow 0001 \rightarrow 01000 (8)
 \rightarrow 1001 \rightarrow 10100 (20)

ir 15 14 13 12 0

a	b	c	d
---	---	---	---

$$x = \bar{a}\bar{b}\bar{c}\bar{d} + \bar{a}\bar{b}c\bar{d} + a\bar{b}\bar{c}\bar{d}$$

$$y = \bar{a}b\bar{c}\bar{d} + \bar{a}b\bar{c}d$$

$$z = \bar{a}\bar{b}\bar{c}d$$

$$w = a\bar{b}\bar{c}d$$

Next state =

w	y+z	x+y+w	0	0
---	-----	-------	---	---

D3

Instructions

(4) 00100 \rightarrow 01111 (15) 10
 00110 (6) 2,6
 01001 (9) 4
 00101 (5) 1,5
 01101 (13) 9
 00111 (7) 3,7
 10101 (21) 13

15 14 13 12 11 10

$i_{r_{124-15,0-1}} \rightarrow$ 0101xx

\rightarrow 001010, 000010

\rightarrow 0001xx

\rightarrow 000000, 001000

\rightarrow 0100xx

\rightarrow 000001, 001001

\rightarrow 1100xx

\rightarrow 01111 (15)

\rightarrow 00110 (6)

\rightarrow 01001 (9)

\rightarrow 00101 (5)

\rightarrow 01101 (13)

\rightarrow 00111 (7)

\rightarrow 10101 (21)

ir

15	14	13	12			1	0
a	b	c	d			e	f

$x = \bar{a}b\bar{c}d$

$y = \bar{a}\bar{b}c\bar{d}e\bar{f} + \bar{a}\bar{b}\bar{c}\bar{d}e\bar{f}$

$z = \bar{a}\bar{b}\bar{c}d$

$w = \bar{a}\bar{b}\bar{c}\bar{d}\bar{e}\bar{f} + \bar{a}\bar{b}c\bar{d}\bar{e}\bar{f}$

$r = \bar{a}b\bar{c}\bar{d}$

$s = \bar{a}\bar{b}\bar{c}\bar{d}\bar{e}\bar{f} + \bar{a}\bar{b}c\bar{d}\bar{e}\bar{f}$

$t = ab\bar{c}\bar{d}$

Next state

t	$x+z+r$	$x+y+w+r+s+t$	$x+y+t+s$	$x+z+w+r+s+t$
-----	---------	---------------	-----------	---------------

D4

Instructions

(23) 10111 → 11000 {24} 11
C 11010 {26} 12

ir₁₂₋₁₅ → 0110 → 11000 (24)
→ 0111 → 11010 (26)

ir: 15 14 13 12
[] [] [] [a]

Next state = [1 | 1 | 0 | ~~a~~ | 0] { [1 | 1 | 0 | a | 0] }

D5

(25) 11001 → 00001 (1) ← Z=1
10110 (23) ← Z=0

Z ← {the bit we'd defined which stores, when we want, alu-z}

Next state = [\bar{z} | 0 | \bar{z} | \bar{z} | \bar{z}] { [\bar{z} | 0 | \bar{z} | \bar{z} | \bar{z}] }

\bar{z} 0 \bar{z} \bar{z} \bar{z}