

# **Lecture 17 (Chapter 3)**


## **Programmable Logic Devices**

Khaza Anuarul Hoque  
ECE 4250/7250

# Programmable Logic Devices

- Can be programmed by the users as per their requirement
- Large circuit is designed on a single chip
- Possible to implement a combinational or sequential circuit using the PLD
- Consist of array of NOT, AND and OR gates
- Any Boolean function can be represented by sum of the product form

# Taxonomy



# SPLD/CPLD/FPGA

TABLE 3-1:  
A Comparison of  
Programmable  
Devices

	SPLD	CPLD	FPGA
<b>Density</b>	Low Few hundred gates	Low to Medium 500 to 12,000 gates	Medium to High 3,000 to 5,000,000 gates
<b>Timing</b>	Predictable	Predictable	Unpredictable
<b>Cost</b>	Low	Low to Medium	Medium to High
<b>Major Vendors</b>	Lattice Semiconductor Cypress AMD	Xilinx Altera	Xilinx Altera Lattice Semiconductor Actel
<b>Example Device Families</b>	<b>Lattice Semiconductor</b> GAL16LV8 GAL22V10  <b>Cypress</b> PALCE16V8  <b>AMD</b> 22V10	Xilinx CoolRunner XC9500  Altera MAX	<b>Xilinx</b> Virtex Spartan  <b>Altera</b> Stratix  <b>Lattice</b> Mach ECP  <b>Actel</b> Accelerator

# Programmable Array

<b>Device</b>	<b>AND Array</b>	<b>OR Array</b>
ROM	Fixed	Programmable
PLA	Programmable	Programmable
PAL	Programmable	Fixed
GAL	Programmable	Fixed

# History of PLDs

- Programmable Logic Arrays ~ 1970
- Programmable Logic Devices ~ 1980
- Field Programmable Gate Arrays ~ 1985
- CPLD & FPGA architectures became similar ~ 2000

# Programming technologies

- PLAs were mask programmable
- PALs used fuses for programming
- Early PLDs & CPLDs used floating gate technology
  - Erasable Programmable Read Only Memory (EPROM)
    - Ultra-volatile erasable (UVEPROM)
    - Electrically erasable (EEPROM)
    - Flash memory came later and was used for CPLDs
- FPGAs used RAM for programming
- Later trends:
  - Fuses replaced by anti-fuse technology
  - Larger CPLDs went to RAM-based programming


# Read-Only Memory

- A read-only memory (ROM) consists of an array of semiconductor devices that are interconnected to store a set of binary data.
- Once binary data is stored in the ROM, it can be read out whenever desired, but the data that is stored cannot be changed under normal operating conditions.
- Data is written to the ROM once, and read from the ROM many times.

# ROM Types

- **Programmable PROM**
  - Break links through current pulses
  - Write once, Read multiple times
- **Erasable PROM(EPROM)**
  - Program with ultraviolet light
  - Write multiple times, Read multiple times
- **Electrically Erasable PROM(EEPROM)/Flash Memory**
  - Program with electrical signal
  - Write multiple times, Read multiple times

# Programmable ROM (PROM)




- Address: m bits; data: n bits
- ROM contains  $2^N$  word of M bit each
- The input bits decide the particular word that becomes available on output lines

# Programmable ROM (PROM)

- A ROM (Read Only Memory) has a fixed AND plane and a programmable OR plane
- Size of AND plane is  $2^n$  where  $n$  = number of input pins
  - Has an AND gate for every possible minterm so that all input combinations access a different AND gate
- OR plane dictates function mapped by the ROM


# 4x4 ROM

- ▶  $2^2 \times 4$  bit ROM has 4 addresses that are decoded




# Combinational circuit implementation using ROM

I0	I1	I2	F0	F1	F2
0	0	0	1	0	0
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	0	1	0
1	0	1	0	0	1
1	1	0	1	0	0
1	1	1	0	1	0



# Combinational circuit implementation using ROM



$$F_0 = \Sigma m(0, 1, 4, 6)$$

$$F_1 = \Sigma m(2, 3, 4, 6, 7)$$

What functions are realized by the ROM for  $F_2$  and  $F_3$ ?

# HEX to ASCII

Input <i>W X Y Z</i>	Hex Digit	ASCII Code for Hex Digit						
		<i>A</i> <sub>6</sub>	<i>A</i> <sub>5</sub>	<i>A</i> <sub>4</sub>	<i>A</i> <sub>3</sub>	<i>A</i> <sub>2</sub>	<i>A</i> <sub>1</sub>	<i>A</i> <sub>0</sub>
0 0 0 0	0	0	1	1	0	0	0	0
0 0 0 1	1	0	1	1	0	0	0	1
0 0 1 0	2	0	1	1	0	0	1	0
0 0 1 1	3	0	1	1	0	0	1	1
0 1 0 0	4	0	1	1	0	1	0	0
0 1 0 1	5	0	1	1	0	1	0	1
0 1 1 0	6	0	1	1	0	1	1	0
0 1 1 1	7	0	1	1	0	1	1	1
1 0 0 0	8	0	1	1	1	0	0	0
1 0 0 1	9	0	1	1	1	0	0	1
1 0 1 0	A	1	0	0	0	0	0	1
1 0 1 1	B	1	0	0	0	0	1	0
1 1 0 0	C	1	0	0	0	0	1	1
1 1 0 1	D	1	0	0	0	1	0	0
1 1 1 0	E	1	0	0	0	1	0	1
1 1 1 1	F	1	0	0	0	1	1	0

# HEX to ASCII

