#### **Lecture 9 (Chapter 2 + more)**

#### VHDL: Sequential design and FSM

Khaza Anuarul Hoque ECE 4250/7250


#### VHDL Libraries

- Extend the functionality of VHDL.
- Define types, functions, components, and overloaded operators.
- Need a library statement and a use statement.
   library IEEE;
   use IEEE.numeric bit.all;
- The numeric\_bit package uses bit\_vectors to represent unsigned and signed binary numbers.

# Modeling Registers Using VHDL

- When several flip-flops change state on the same clock edge, statements representing these flip-flops can be placed in the same clocked processes.
- Example:

```
process(CLK)
begin
if CLK'event and CLK = '1' then
  Q1 <= Q3 after 5 ns;
  Q2 <= Q1 after 5 ns;
  Q3 <= Q2 after 5 ns;
end if;
end process;</pre>
```



 These flip-flops all change state following the rising edge of the clock, and the three statements in the always statement execute in sequence with no delay.


# Modeling Registers VHDL (cont.)

 If we were to omit the delay in the preceding example and replace the sequential statements with:


```
Q1 \leftarrow Q3; \quad Q2 \leftarrow Q1; \quad Q3 \leftarrow Q2;
```

the operation would be essentially the same. The three statements execute in sequence in zero time, and then the Q's values change after a delta delay.

# Register with synchronous clear and load



# Left shift register with synchronous clear and load



```
process(CLK)
begin
  if CLK'event and CLK = '1' then
    if CLR = '1' then Q <= "0000";
    elsif Ld = '1' then Q <= D;
    elsif LS = '1' then Q <= Q(2 downto 0) & Rin;
    end if;
end if;
end process;</pre>
```

#### Loops in VHDL

- Activity occurring in a repetitive way.
- Statements are sequential.
- Kinds of loop statements: for, while.
- Infinite loop:
  - General form:

```
[loop-label:] loop
  sequential statements
end loop [loop-label];
```

Can be terminated using exit statements:

```
exit; or exit when condition;
```

#### Loops in VHDL (continued)

- for loop:
  - General form:

```
[loop-label:] for loop-index in range loop
  sequential statements
end loop [loop-label];
```

- Loop-index is incremented at the end of each loop.
- Continues for every value in the range.
- while loop:
  - General form:


```
[loop-label:] while condition loop
  sequential statements
end loop [loop-label];
```


- Condition is tested at the beginning of each loop.
- Loop is terminated if condition is false.


### Finite State Machines (FSMs)

- A Circuit/System/Machine that
  - Goes through a fixed number of states
  - Has fixed number of Input/Output combinations
- Used typically to
  - Control
  - Monitor
  - Calculate
  - Communication protocols, where data may be sent asynchronously or different data required different responses
  - Control of simple machine
  - Implementing simple user interfaces


# FSM diagrams









# FSM diagrams (cont.)



# FSM diagrams fundamentals




### FSM diagrams fundamentals



#### FSMs in VHDL

- NSL is modeled using if-else statements
- Each state is modeled using Case-statements
- State variables are defined using constants
- OFL is modeled using conditional assignments



# One-hot Encoding

#### State Variables

State	One-Hot Code	Binary Code	Gray Code	
S0	00001	000	000	
S1	00010	001	001	
S2	00100	010	011	
S3	01000	011	010	
S4	10000	100	110	

Table 1:An example of state Encoding for a 4 state Machine


#### FSMs in VHDL

```
architecture Behavioral of f is
  signal x: std logic;
  signal y: std logic;
  constant SA : std_logic_vector(2 downto 0):= "001";
  constant SB : std_logic_vector(2 downto 0):= "010";
  constant SC : std logic vector(2 downto 0):= "100";
  signal state: std logic vector(2 downto 0):= "001";
  begin
   process (clk )
   begin
         if rising edge(clk) then
            case state is
             when SA =>
                x \le A;
                 y <= B;
                if (x \le y) then
                                    -- NSL
                    state <= SA;
             else
                  state <= SB;
                end if; -- end of NSL
```

#### FSMs in VHDL

```
when SB =>
      y \le A;
      x <= B ;
    if ( (A or B) = '1' ) then
        state <= SC;
 else
                              ( when s x
      state <= SB;
    end if;
     SC
 if (B = '1') then
                                   almadu
        state <= SA;
 else
      state <= SC;
                           when others =>
state ( SA;
good & rafe design
    end if;
end case;
end if;
```

$$8-3=5$$
  $8=1$   
 $5-3=2$   $8=2$   
 $2-3=-40$   $8=2$   
 $8=2$ 



```
E.tecture Behavioral of Divider is
                                                                    Hehavioral of Divider is
48
                                                                48
       signal x: std logic vector(2 downto 0):= "000";
49
                                                                49
        signal y: std logic vector(2 downto 0):= "000";
                                                                50
51
        signal q: std logic vector(6 downto 0):= "0000000"
                                                                51
52
                                                                52
53
                                                                53
54
        constant initial : std logic vector(2 downto 0):=
                                                                54
        constant compute : std logic vector (2 downto 0) :=
                                                                55
        constant done : std logic vector(2 downto 0) := "10
56
                                                                56
57
        signal state: std logic vector(2 downto 0):= "001"
                                                                57
58
                                                                58
59
                                                                59
60
    process (clk)
61
                                                                    □.k)
                                                                60
62
         begin
                                                                61
63
                                                                62
64
              if rising edge(clk) then
                                                                63
65
                                                                    i rising edge(clk) then
66
             case state is
                                                                65
67
                                                                66
                                                                     e state is
68
              when initial =>
                                                                67
69
                                                                68
                                                                      en initial =>
                        x \leq A:
                                                                69
71
                        y <= B;
                                                                70
                                                                               x \leq A;
72
                                                                71
                                                                               y <= B;
73
                          if start = '1' then
```

```
:: std logic vector(2 downto 0):= "000";
     y: std logic vector(2 downto 0):= "000";
     q: std logic vector(6 downto 0):= "00000000";
     it initial : std logic vector(2 downto 0) := "001";
     it compute : std logic vector(2 downto 0):= "010";
     it done : std logic vector (2 downto 0) := "100";
     state: std logic vector(2 downto 0):= "001";
72
                if start = '1' then
73
```

