
Design Examples: Array Multipliers

Khaza Anuarul Hoque ECE 4250/7250


Add-and-Shift Multiplier (continued)

 As the state graph for the multiplier indicates, the control performs 2 functions—generating add or shift signals as needed and counting the number of shifts. If the number of bits is large, it is convenient to divide the control circuit into a counter and an add-shift control:



Add-and-Shift Multiplier (continued)


 First, derive a state graph for the add-shift control that tests St and M and outputs the proper sequence of add and shift signals.



• Then we will add a completion signal (*K*) from the counter that stops the multiplier after the proper number of shifts have been completed.

Add-and-Shift Multiplier (continued)

- The counter is incremented each time a shift signal is generated. If the multiplier is n bits, n shifts are required.
- Design the counter so that a completion signal (K) is generated after n - 1 shifts have occurred.
- When K = 1, the circuit should perform one more addition, if necessary, and then do the final shift.
- Final state graph for add-shift control:




Array Multiplier

 Array multiplier: a parallel multiplier that generates the partial products in a parallel fashion. Partial products are added as soon as they are available.

4-bit multiplier partial products:

				X_3 Y_3	$egin{array}{c} X_2 \ Y_2 \end{array}$	$egin{array}{c} X_1 \ Y_1 \end{array}$	$egin{array}{c} X_0 \ Y_0 \end{array}$	Multiplicand Multiplier
			X_3Y_1 C_{12}	$X_3Y_0 \\ X_2Y_1 \\ C_{11}$	$X_2Y_0 \ X_1Y_1 \ C_{10}$	$X_1Y_0 \\ X_0Y_1$	X_0Y_0	Partial product 0 Partial product 1 First row carries
		$C_{13} X_3 Y_2 C_{22}$	$S_{13} \\ X_2 Y_2 \\ C_{21}$	$S_{12} \ X_1 Y_2 \ C_{20}$	$S_{11} \\ X_0 Y_2$	S_{10}		First row sums Partial product 2 Second row carries
	$C_{23} X_3 Y_3 C_{32}$	$S_{23} \ X_2 Y_3 \ C_{31}$	$S_{22} \ X_1 Y_3 \ C_{30}$	$S_{21} X_0 Y_3$	S_{20}			Second row sums Partial product 3 Third row carries
C_{33} P_7	S_{33} P_6	S_{32} P_5	S_{31} P_4	S_{30} P_3	P_2	P_1	P_0	Third row sums Final product



- The longest path (from input to output): 8 adders. If t_{ad} is the worst-case delay through an adder, and t_g is the longest AND gate delay, then the worst-case time to complete the multiplication is $8t_{ad} + t_g$.
- An n-bit-by-n-bit array multiplier requires n²
 AND gates, n(n 2) full adders, and n half-adders.

- For an $n \times n$ array multiplier, the longest path from input to output goes through n adders in the top row, n-1 adders in the bottom row and n-3 adders in the middle rows.
 - Worst-case multiply time: $(3n 4)t_{ad} + t_g$.
 - The longest delay in a circuit: critical path.
 - Worse-case can be improved to $2nt_{ad} + t_g$ by forwarding carry from each adder to the diagonally lower adder.