


FET Amplifiers

FET is a voltage controlled device as o/p current is controlled by the i/p voltage.

Advantages over BJT

- 1) FET is a more temperature stable
- 2) FET has very high i/p impedance & they are preferred in Amplifiers
- 3) FET require less space than that for BJT hence they are preferred in IC's.


JFET Low frequency small signal model




common source

Analysis of JFET Amplifiers

1) common source Amplifier (CS):-



FET Amplifiers provide an excellent voltage gain with added high i/p Resistance.




1) i/p impedance (Z_i)

$$Z_i = R_G$$

2) o/p impedance (Z_o or R_D) :- o/p impedance is measured at the o/p terminals with input voltage $V_i = 0$

$$Z_o = r_d \parallel R_D$$



3) Voltage Gain (A_v) :-

$$A_v = \frac{V_o}{V_i} = \frac{V_o}{V_{gs}}$$

$$V_o = -g_m V_{gs} (r_d \parallel R_D)$$

$$\therefore A_v = -g_m V_{gs} (r_d \parallel R_D)$$

$$A_v = -g_m (r_d \parallel R_D)$$


if $r_d \gg R_D$

$$A_v = -g_m R_D$$


② In the CS Amp let $R_D = 5k\Omega$, $R_G = 10M\Omega$, $\mu = 50$, $r_d = 35k\Omega$.

Find A_V , Z_i & Z_o

1) Common Drain (or) source follower




It is also called as buffer Amp because o/p voltage is almost equal to i/p voltage.



1) i/p impedance (Z_i) $\therefore \boxed{Z_i = R_G}$

2) o/p impedance (Z_o) $\therefore Z_o = \frac{V_o}{I_o}$ where $v_i = 0$



Apply KCL

$$g_m v_{gs} + I_o = I_{R_d} + I_{R_s}$$

$$g_m v_{gs} + I_o = \frac{V_o}{R_d} + \frac{V_o}{R_s} \rightarrow \textcircled{1}$$

Applying KVL to outer loop $V_i = v_{gs} + V_o$

put $v_i = 0$

$$\boxed{V_o = -v_{gs}}$$

substitute in eq ①

$$-g_m V_o + I_o = \frac{V_o}{R_d} + \frac{V_o}{R_s}$$

$$I_o = \frac{V_o}{R_d} + \frac{V_o}{R_s} + g_m V_o$$

$$I_o = V_o \left[\frac{1}{R_d} + \frac{1}{R_s} + g_m \right]$$

$$Z_o = \frac{V_o}{I_o} = \frac{1}{\frac{1}{R_d} + \frac{1}{R_s} + g_m} = \frac{1}{g_m} \parallel R_d \parallel R_s$$

Voltage Gain (A_v)

$$A_v = \frac{V_o}{V_i} = \frac{+g_m v_{gs} (R_d \parallel R_s)}{v_{gs} + g_m v_{gs} (R_d \parallel R_s)}$$



$$A_v = \frac{g_m (R_d \parallel R_s)}{1 + g_m (R_d \parallel R_s)}$$

$$\boxed{A_v \approx 1}$$

① In CD $g_m = 2.5 \text{ mA/V}$, $R_d = 25 \text{ k}$, $R_s = 3.3 \text{ k}$, $R_g = 1 \text{ M}$ calculate Z_i, Z_o, A_v .

common Gate (CG) Amplifier


13



input impedance (Zi)

$$Z_i = R_S \parallel Z_i'$$

$$Z_i' = \frac{v_i}{I}$$



Apply KVL

$$v_i = (I + g_m v_{gs}) r_D + I R_D$$

$$v_i = I r_D + g_m v_{gs} r_D + I R_D$$

$$V_i = I_D(r_d + R_D) - g_m V_o r_d \quad \therefore V_{gs} = -V_i$$

$$V_i (1 + g_m r_d) = I_D (r_d + R_D)$$

$$\frac{V_i}{I_D} = \frac{r_d + R_D}{1 + g_m r_d}$$

$$\therefore Z_i = R_s \parallel \frac{r_d + R_D}{1 + g_m r_d}$$

if $r_d \gg R_D, g_m r_d \gg 1$

$$Z_i = R_s \parallel \frac{1}{g_m}$$

o/p impedance (Z_o)

$$Z_o = \frac{V_o}{I_D} \text{ with } V_{gs} = 0$$

$$Z_o = r_d \parallel R_D$$

voltage Gain (A_v)

$$A_v = \frac{V_o}{V_i}$$

$$V_o = -I_D R_D$$

Apply KVL to outer loop

$$V_i + (I_D - g_m V_{gs}) r_d + I_D R_D = 0$$

$$V_i + g_m V_i r_d + I_D (r_d + R_D) = 0$$

$$V_i (1 + g_m r_d) = -I_D (r_d + R_D)$$

$$V_i = \frac{-I_D (r_d + R_D)}{1 + g_m r_d}$$

$$\therefore A_v = \frac{R_D (1 + g_m r_d)}{r_d + R_D}$$

if $r_d \gg R_D, g_m r_d \gg 1$

$$A_v = R_D g_m$$

Metal Oxide Semi-Conductor Field Effect Transistor (Moss FET or Insulated Gate Field Effect Transistor) [IGFET]:-


There are two Basic Forms of Moss FET.

1) Enhancement MossFET

2) Depletion MossFET.

① Enhancement MOSSFET:-


Construction of N-Channel MOSFET:-



N-Channel MOSFET Consist of a lightly doped P-type Substrate into which two highly doped N^+ regions are diffused. These N^+ sections which will act as the source and drain & are separated by 5-10 micro meter. A thin layer of insulating Silicon dioxide [SiO_2] is grown over the surface of the structure and holes are cut into in the oxide layer allowing contact with the source and drain metal contacts are made into the drain and source. Then the gate metal area is over laid on the oxide, covering entire channel region the contact to the metal over the channel area is the gate terminal the metal area of the gate in conjunction with the insulating dielectric oxide layer and the semi-conductor channel form a parallel plate capacitor. The insulating layer of SiO_2 is the

region by reason by this device is called the insulating gate FET. This layer results in high input resistance 10^{10} to 10^{15} for the MOSFET.


OPERATION:-



If the substrate is grounded +ve drain voltage is applied with respect to the Source and +ve Voltage is applied at the gate, the +ve Charge on gate induces an equal -ve Charge on the Substrate side b/w the Source and the Drain region. Hence an electric field is produced b/w the Source and drain region. The direction of electric field is \downarrow as in the plates of Capacitor. The negative Charge ~~on~~ electrons which are minority carriers in p-type substrate forms an inversion layer. as the +ve Voltage on gate increases, the induced negative Charge in the Semi-Conductor increases. Hence the Conductivity increases and the Current flows from Source to drain through the induced Channel.


Drain Characteristics:-

Drain Characteristics are drawn b/w Drain Voltage V_{DS} and Drain Current (I_D) where gate Voltage V_{GS} is Constant.



Transfer Characteristics :-

Transfer Characteristics are drawn b/w Gate Voltage V_{GS} and drain Current (I_D) Where drain Voltage V_{DS} is Constant.





Threshold Voltage (V_T) :- If we increase the magnitude of V_{GS} in the positive direction, I_D increases at a particular value of V_{GS} there is a measurable current flows b/w Drain and Source. This value of V_{GS} is called Threshold Voltage (V_T).

(or)
The minimum gate to source Voltage required to turn on the MOSFET is called Threshold Voltage V_T .

Depletion MOSFET:


Construction of Depletion N-Channel MOSFET.



N-Channel MOSFET Consist of a lightly doped P-type Substrate into which two highly doped N⁺ regions are diffused these N⁺ Sections which will act as the Source and drain are Separated by 5 to 10 micrometers. Diffuse N-Channel b/w the Source and drain. A Thin layer of insulating SiO₂ is grown over the Surface of the Structure and holes are Cut into the Oxide layer allowing Contact with the Source and drain. Metal Contacts are made into the drain and Source. Then the gate Metal area is over laid on the oxide Covering the entire Channel region. The Contact to the metal over the Channel area is the gate terminal. Metal area of the gate in conjunction with the

dielectric oxide layer and the Semi-Conductor Channel Form a parallel plate Capacitor. The insulating layer of SiO_2 is the region why this region is called the insulating layer of MOSFET. This layer Results in high input Resistance 10^{10} to 10^{15} for MOSFET.


Operation:



When $V_{GS} = 0$ and the drain (D) at a positive potential with respect to the Source, the electrons flow through N-channel from Source to drain. Therefore Conventional Current I_D flows through the Channel from drain to Source. If the gate Voltage is made negative, positive Charge Consisting of holes is induced in the Channel through SiO_2 of the gate to Channel Capacitor. The introduction of the positive Charge Causes depletion of Mobile electron in the Channel. Hence a depletion region is produced in the Channel. The Shape of the depletion region depends on V_{GS} and V_{DS} hence the Channel will be "wedge Shaped". When V_{DS} is increased I_D increases and it becomes Constant at a value of V_{DS} Called the pinch of Voltage. The Changes make the Channel less Conductive.


and I_D drops as V_{GS} is made negative. The depletion MOSFET may also be operated in an enhancement mode. It is only necessary to apply a positive gate voltage. So that the negative charge induced into the n-type channel. Hence I_D increases as it can be operated with bipolar input signals it is also called as Dual Mode MOSFET.

Drain Characteristics :-




These are drawn b/w drain-voltage (V_{DS}) & drain-current (I_D) where gate-voltage (V_{GS}) is constant.

Transfer Characteristics :-



These are drawn b/w gate voltage (V_{GS}) & drain-current (I_D) where drain-voltage (V_{DS}) is constant.

MOS small signal equivalent ckt model



The limitation of the small signal model is because the drain current in saturation is assumed to be independent of the drain voltage. The finite resistance b/w drain & source is given by

$$r_o = \frac{|V_A|}{I_D}$$


Here $V_A = V_A$ is the MOSFET parameter that is proportional to the MOSFET channel length. Typically r_o is in the range of $10k\Omega$ to $100k\Omega$.

Transconductance of the MOSFET is given by


$$g_m = k_n' \left(\frac{W}{L} \right) (V_{GS} - V_{th})$$

$k_n' = \mu_n C_{ox}$

common - source (CS) amplifier with resistive load



The voltage signal to be amplified V_s with an internal resistance R_s is connected to the gate through a large capacitor 'C' called coupling capacitor. This acts as a perfect short circuit at all frequencies. The voltage at the drain is coupled to the load resistance 'R_L' through the coupling capacitor 'C₂' and it acts as a perfect short circuit at all signal frequencies. The o/p voltage $V_o = V_d$.



i/p resistance $R_i = R_G$

overall voltage gain $A_{VS} = \frac{V_o}{V_s} = \frac{V_o}{V_i} \times \frac{V_i}{V_s} = A_V \cdot \frac{V_i}{V_s}$

$V_i = V_s \cdot \frac{R_G}{R_G + R_s}$

voltage gain $A_V = \frac{V_o}{V_{GS}}$

$V_o = -g_m V_{GS} (r_d \parallel R_D \parallel R_L)$

$\frac{V_o}{V_{GS}} = -g_m (r_d \parallel R_D \parallel R_L)$

$A_V = -g_m (r_d \parallel R_D \parallel R_L)$

$A_{VS} = \frac{R_G}{R_G + R_s} \cdot A_V$

o/p resistance $R_o = (r_d \parallel R_D)$