

## Unit-II Non-Linear wave shaping

2.1.

The circuits for which the o/p are non-sinusoidal for sinusoidal inputs are called nonlinear wave shaping circuits. eg. clipping & clamping cts.

### \* Clippers:

It means cutting and removing a part.


Clipping circuits are referred as voltage (or current) limiters, amplitude selectors or slicers.

Following configurations are possible.


- (i) a series combination of a diode, resistor and reference supply.
- (ii) a n/w consisting of several diodes, resistor & ref. vge.
- (iii) two emitter-coupled transistors operated as saturated difference amplifiers.

### \* Diode Clippers:


In case of an ideal diode.



In case of practical diode.



The diode characteristics curve is piecewise linear and continuous. The pt of discontinuity occurs at the voltage  $V_r$ , this pt of slope discontinuity is known as break.




→ A break pt occurs at voltage  $V_F + V_R$ . The left of the break pt, diode is reversed bias (off). i.e. for  $V_o(t) < V_F + V_R$ . Here signal  $V_i(t)$  is transmitted directly to the o/p.

→ The right of break pt., increment  $\Delta V_i(t)$  in the i/p are attenuated and appear at the o/p as increments.

$$V_o(t) = \Delta V_i(t) \cdot \frac{R_F}{R_F + R} \quad \text{where, } R_F \rightarrow \text{diode forward resistance}$$


→ The o/p appear as clipped off or sliced off. Normally,  $V_F \gg V_R$ , so  $V_F$  itself is limiting reference voltage.




→ The voltage above  $V_F + V_R$  is attenuated. Below that level is transmitted without attenuation.



→ In other case direction of the diode is reversed.



The portion of waveform more than  $V_R - V_r$  is transmitted without attenuation but less positive portion is suppressed.



### \*→ Break region!



It is region of transition from unattenuated to attenuated transmission.

The diode current eqn is given as,

$$I = I_0 (e^{\frac{V}{nV_T}} - 1)$$


Beyond the break pt, current is large, which can be given as  $I = I_0 e^{\frac{V}{nV_T}}$ .

& diode dynamic resistance,  $r = \frac{nV_T}{I}$ ,  $V_T = \frac{T}{11600}$





### \* Clipping at two independent levels:

For this purpose a parallel, a series or a series-parallel arrangement can be used. Here a parallel arrangement is considered.




$U_i, U_o$	$U_i, U_o$	Diode
$U_i > V_{R1}$	$V_{R1}$	$D_1$ ON, $D_2$ OFF
$-V_{R2} < U_i < V_{R1}$	$U_i$	$D_1$ OFF, $D_2$ OFF
$U_i < -V_{R2}$	$-V_{R2}$	$D_1$ OFF, $D_2$ ON



Clipping region  
 $D_1$  OFF  
 $D_2$  ON  
 $T$  region  
 $D_1$  ON  $D_2$  OFF  
 Clipping region



## \* Transistor as clipper:



The nonlinearities of transistor is used for clipping purposes.

→ It occurs when transistor crosses from cut-off into active region.

→ Again it occurs, when crosses from active region to saturation region.

So clipping operation will be performed at boundary during transition.

→ The portion of the i/p waveform, which keeps transistor in active region, will appear without distortion. So, input current is required rather than voltage. The resistance  $R$  should be large in compare to the i/p resistance of transistor, to keep it in active region.

→ The i/p base current is given as,

$$i_B(t) \propto (V_i(t) - V_{BE}), \text{ where } V_{BE} \rightarrow \text{base to emitter cut in } V_{BE}$$

### → Cut in Region:

The transistor come out of cut-off region around 0.1 V reverse bias of  $G_e$  or 0V for silicon. The emitter current is zero. so, collector current becomes equal to  $I_{CBO}$ , which flows into base lead.

The collector current starts to increase after forward bias the transistor. The change in collector current by 100A brings the transition into active region.



### → Input resistance:

The incremental resistance b/w base and emitter is important.



$$h_{ie} = r_{bb'} + r_{b'e} = r_{bb'} + \frac{h_{fe}}{\beta_{ac}}$$

### Waveforms:

→ when ramp signal is given as i/p, which starts at  $V_{BE}$  below cut-off and carries transistor in to saturation.



→ when sinusoidal signal is given as i/p. The base circuit is biased so, that cut-in occurs when  $V_{BE}$  reaches to the voltage  $V$ .







## \* Clamping operation:

Clamping ckt are used to clamp or fix to some constant reference level  $V_R$ . It may be one way or two way clamp.


The clamping ckt may be used to introduce d.c. component. During transmission d.c. component is stripped by capacitive n/w. so, it is called as d.c. restorer or d.c. reinserter.

### Types:

- (i) Positive-voltage clamping ckt or negative peak clamper ckt.
- (ii) Negative-voltage clamping ckt or positive peak clamper.

→ The entire waveform appears above or below the reference voltage.

→ Negative clamper:



An ideal diode is considered in which  $R_f = 0$  or  $V_f = 0$  V.

The capacitor 'C' is uncharged at  $t = 0$ .


→ For the 1<sup>st</sup> quarter cycle i/p signal rises from zero to max<sup>m</sup> value  $V_m$ . During this time diode is ON and capacitor is charged to max<sup>m</sup> value.  
i.e.  $V_C = V_m$ .




→ After 1<sup>st</sup> quarter cycle, OP signal starts to fall, so, voltage  $V_o$  is not able to follow the IP. Since there is no path to discharge. The V<sub>ce</sub> across capacitor remains at  $V_o = V_m$ . It act as voltage source. The OP is given as,  $V_o = V_i - V_m$ .

→ During succeeding cycles, the signal will be clamped to zero.


1a.  $V_i = 0, V_o = -V_m$   
 $V_i = V_m, V_o = 0$   
 $V_i = -V_m, V_o = -2V_m$



→ when steady state will be achieved then again capacitor has to discharge. For the resistance R should be connected either shunt with capacitor or diode.





→ Positive clamper:



$$V_o = V_i - (-V_m) = V_i + V_m$$


when  $V_i = 0, V_o = V_m$   
 $V_i = V_m, V_o = 2V_m$   
 $V_i = -V_m, V_o = 0$







# \* Clamping circuit taking source and diode resistance into account.

Here source resistance  $R_s$  and diode resistance are considered.  $R_f$  lie in the range of 10 to 100  $\Omega$ .  $R_s$  may be negligible or considered as 1k $\Omega$ , it depend up on source. Here  $V_f = 0$ .



→ when diode is conducting as  $R_f$  and when it is not conducting then its resistance is considered as  $R_r$ . So, circuit is redrawn as:



when i/p signal is applied then after few cycles, the steady state condition is achieved. In which positive peak has clamped to zero.

e.g.  $R_s = R_f = 50\Omega$ ,  $R = 20k\Omega$  &  $C = 2\mu F$ . A symmetrical wave signal of amplitude 20V and freq. 5kHz is applied at  $t=0$ .

→ Initially capacitor is uncharged. At  $t=0$ , i/p jumps to +20V and diode conducts. The voltage across capacitor can't change instantaneously. So O/P will be given as,

$$20 \times \frac{50}{50+50} = 10V \left( \frac{V_{in} \cdot R_f}{R_s + R_f} \right)$$

The period of IP signal,  $T = \frac{1}{5 \text{ kHz}} = 200 \mu\text{sec}$ .

The time constant of the capacitor,  $\tau = (R_f + R_1)C = (50 + 50) \times 2 \times 10^{-6} = 200 \mu\text{sec}$ .

The capacitor 'C' will charge in the interval  $0 < t < T/2$ .

So OP at  $t = T/2 = 100 \mu\text{sec}$  is given as

$$V_o = 10 e^{-T/2\tau} = 10 e^{-100/200} = 10 e^{-0.5} = \underline{6 \text{ V}}$$

i.e.  $V_{R_f}$  across  $R_f$  is 6V, so,  $V_{R_1}$  across  $R_1$  is also 6V.

Hence  $V_{R_f}$  across capacitor =  $10 - (6 + 6) = \underline{-8 \text{ V}}$ .

At  $t = T/2$ , IP drops to zero. The diode is off.

so,  $V_c = 8 \text{ V}$  &  $V_s = 0$ . So, OP  $V_{R_f}$  is given as,

$$V_o = -V_c \frac{R}{R_f + R_1} = -V_c = \underline{-8 \text{ V}}$$

Now the time constant of capacitor is  $\tau = R \cdot C = 20 \text{ k}\Omega \times 2 \mu\text{F} = 40 \text{ k}\mu\text{sec}$

which is much larger in compare to  $T/2 = 100 \mu\text{sec}$ .

So, decay is negligible. So, it is considered as straight line.

At  $t = T$ , the voltage across capacitor is still 8V.

So, OP returns to  $+6 \text{ V}$ .


$$\text{OP } V_{R_f} = (V_{\text{lim}} - V_c) \frac{R_f}{R_f + R_1} = \frac{(10 - 8) \times 50}{50 + 50} = \underline{+6 \text{ V}}$$

Again for interval  $T < t < 3T/2$ , OP decays towards zero.



$$\text{So, OP at } t = 3T/2, V_o = 6 \cdot e^{-1/2} = \underline{3.6 \text{ V}}$$

Same process will be repeated.





→ steady state o/p waveform for a square wave input  
 Considers the square wave as  $\phi p$  to the clamping  $cet.$  and  
 o/p waveform will appear as:



In interval,  $0 < t < T_1$ ,

diode is ON, and capacitor time constant is  $(R_f + R_s)C$ .

The o/p decay towards zero with same time constant.

$$V_1' = V_1 e^{-T_1/(R_f + R_s)C}$$

In interval  $T_1 < t < T_1 + T_2$ , the diode is OFF. The time constant of capacitor is  $(R + R_s)C$ . The o/p rises towards zero.

$$V_2' = V_2 e^{-T_2/(R + R_s)C}$$

Condition at  $t = 0$

At  $t = 0^-$ ,  $V_s = V' \times V_o = V_2'$ , diode is OFF.

The vge across capacitor is given as,

$$V_c = V'' - V_2' \frac{(R + R_s)}{R}$$

At  $t = 0^+$ ,  $V_s = V' \times V_o = V_1$ , diode is ON. The vge across capacitor is given as,

$$V_c = V' - V_1 \frac{(R_f + R_s)}{R_f}$$

The vge across capacitor can't change immediately,

$$\text{so, } V' - V_1 \frac{(R_f + R_s)}{R_f} = V'' - V_2' \frac{(R + R_s)}{R}$$

$$2) \quad V' - V'' = V_1 \frac{(R_f + R_s)}{R_f} - V_2' \frac{(R + R_s)}{R} \quad \text{--- (1)}$$

Condition at  $t = T_1$

At  $t = T_1^-$ ,  $V_s = V' \times V_o = V_1'$ , the diode is ON.

The vge across capacitor is given as,

$$V_c = V' - V_1' \frac{(R_f + R_s)}{R_f}$$



at  $t = T_1^+$ ,  $V_s = V''$  &  $V_o = V_2$ , the diode is off, so,  $v_{gs}$  across capacitor is given as,

$$V_c = V'' - \frac{V_2(R+R_s)}{R}$$

The voltage across capacitor will not change immediately,

So,

$$V' - V_1' \frac{(R_f + R_s)}{R_f} = V'' - \frac{V_2(R+R_s)}{R}$$

$$\Rightarrow V' - V'' = V_1' \frac{(R_f + R_s)}{R_f} - \frac{V_2(R+R_s)}{R} \quad (2)$$

If  $R_s = 0$ , the jumps in i/p & o/p voltage will be equal.

$$\text{i.e. } V_1 - V_2' = V_1' - V_2 = V.$$

By substituting eqn (2) from eqn (1), we get,

$$\frac{R_f + R_s}{R_f} (V_1 - V_1') - \frac{R + R_s}{R} (V_2' - V_2) = 0$$

where,  $V_1 - V_1' = \Delta_f \rightarrow$  tilt in the forward dir<sup>n</sup>  
 $V_2' - V_2 = \Delta_r \rightarrow$  tilt in the reverse dir<sup>n</sup>.

$$\therefore \Delta_f = \frac{R_f}{R_f + R_s} \times \frac{R + R_s}{R} \cdot \Delta_r$$

Since  $R_s$  is smaller than  $R$ , so tilt  $\Delta_f$  is always less than  $\Delta_r$ . When  $R_s \ll R_f$  then  $\Delta_f \approx \Delta_r$ .

### \* Clamping circuit theorem:

In the steady state, the <sup>ratio of</sup> area under the o/p v/c curve in forward dir<sup>n</sup> to that in the reverse dir<sup>n</sup> is equal to  $R_f/R$ .

$$\text{i.e. } \frac{A_f}{A_r} = \frac{R_f}{R}$$

If  $V_f(t)$  is the o/p waveform in the forward direction, then capacitor charging current is equal to  $i_f(t) = V_f(t)/R_f$ .

So, charge acquired by capacitor is given as,

$$\int_0^T i_f(t) dt = \frac{1}{R_f} \int_0^T V_f(t) dt = A_f/R_f \quad \text{--- (1)}$$

Similarly, if  $V_r(t)$  is o/p v/c in reverse dir<sup>n</sup>, then current which discharges the capacitor is,  $i_r(t) = V_r(t)/R$ .

$$\text{So, total charge lost} = \int_{T_1}^{T_1+T_2} i_r(t) dt = \frac{1}{R} \int_{T_1}^{T_1+T_2} V_r(t) dt = A_r/R \quad \text{--- (2)}$$

In steady state, we can equate eqn (1) & (2).

$$\text{So, } \boxed{\frac{A_f}{A_r} = R_f/R}$$

### \* Practical clamping circuits:


Perfect flatness at the +ve & -ve peaks of square wave can be obtained only if  $C$  is very large. In clamping circuit we have,  $(R_f + R)C \ll T_1$  and  $(R + R_s)C \gg T_2$ . The capacitor

discharge slowly, so tilt in the o/p will be small.

During charging, capacitor charge soon, so there is



spikes at small magnitude. So,  $\Delta f$  is much smaller than  $\Delta r$ .



Here  $V_1' = 0$ , So  $V_2 = -V \cdot \frac{R}{R+R_s}$


$$V_2' = V_2 e^{-T_2/(R+R_s)C}, \Delta v = V_2' - V_2$$

$$\Delta f = V_1 - V_1' = V_1 = \frac{R_f}{R_f + R_s} \times \frac{R + R_s}{R} \times \Delta v.$$

The o/p appears as multiple of  $\frac{R_f}{R_f + R_s}$  or  $\frac{R}{R + R_s}$ . But

$\frac{R}{R+R_g}$  is much closer to unity.


The distortion can be observed more clearly in case ramp signal as itp.



→ When reference vge  $V_p$  is connected in series with diode then it clamp the signal accordingly. If  $V_p$  is not negligible then, clamping ckt theorem is given as

$$\frac{A_f - (V_R + V_Y)T_1}{A_x} = R_d/R$$

## \* Effect of diode characteristics on clamping voltage:



The practical diode is considered. The i/p square wave has peak to peak amplitude as  $V$ . The capacitor 'C' is considered as large, so that o/p waveform across the diode is same as large. The  $R_s$  is considered as zero. Similar to square wave.

During the interval when i/p signal is high at  $V'$ , the diode clamps the o/p at some clamping voltage  $V_c$ . So, corresponding current eqn is given as

$$I_{c1} = I_0 e^{V_{c1}/\eta V_T}$$

where  $I_0 \rightarrow$  reverse saturation current,  $\eta = 1$  for Ge and  $\eta = 2$  for Si

$V_T \rightarrow$  volt equivalent of temp., which is taken as 26 mV.

The voltage across the capacitor 'C' is given as,

$$V_c = V' - V_{c1}$$

when i/p drops, then diode gets reversed bias and capacitor discharge through 'R'.

The vge across 'R' is given as,

$$V_R = V_c - V'' = V' - V'' - V_{c1} = V - V_{c1} \left[ \frac{V' - V''}{V} \right]$$



Generally  $V_{C1} < V$ , so  $V - V_{C1} \approx V$ .

So, vge across capacitor resistor 'R' is V. Hence discharge current at capacitor =  $V/R$ .

Since it is symmetrical square wave, so, net accumulation of charge is zero.

Hence charging current = discharging current

$$\text{i.e. } I_{C1} = \frac{V}{R} = I_0 e^{V_{C1}/nV_T}$$


$$\Rightarrow \frac{V}{I_0 R} = e^{V_{C1}/nV_T} \Rightarrow V_{C1} = nV_T \ln \frac{V}{I_0 R}$$

After taking differential, we get

$$dV_{C1} = nV_T \frac{dV}{V}$$

It shows how clamping voltage varies with amplitude of an input signal.

The clamping circuit is modified to improve stability, and to reduce dependence of  $V_{C1}$  on V.




The diode current equation in presence of square wave


$$\text{e/p is given as, } I_{C1} = \frac{2V_{C1} + V}{R}$$

# \* Synchronized clamping:



The dc restorers are examples of clamping circuit, in which time of clamping is controlled by signal itself. But when time of clamping is not determined by signal itself, now it is done by using auxiliary voltage, which is called as control signal. This signal is synchronous with the signal. Such type of clamping is known as Synchronized clamping.



→ It is used to displace the beam of cathode ray tube.




→ Signal is transmitted through a.c. coupling M.U., whose has low freq. time constant is smaller than  $T_1$ . Displacement occurs at 'A' & 'B'. The d.c. level  $V_R$  has been lost.



Switch is closed during  $T_2$  and open during  $T_1$ . The pipe which appear when voltage return to  $V_R$ , may appear as narrow spikes as  $R_f$  approaches zero.



It is not possible to use synchronized clamping with the signal of arbitrary waveform.



It is synchronous clamping ext, in which signal is transmitted from i/p to o/p through  $C_S$ . Two diodes function as switch. Two control signal pulse  $U_1(t)$  &  $U_2(t)$  is required, which are identical but inverse of each other.

During time interval  $T_c$  diodes will conduct and voltage at A is same as B. During  $T_n$  both diodes are reverse biased and o/p is free to follow i/p.

Suppose at the end of  $T_n$ ,  $V_A$  is not equal to  $V_R$ . Then if  $V_A > V_R$  then  $V_A \rightarrow V_R$   $D_1$  will conduct & discharging  $C_S$  into C until  $V_A = V_R$ .

If  $V_A < V_R$ , diode  $D_2$  will conduct until  $V_A = V_R$ . For proper operation of ext,  $C \gg C_S$  &  $R_C \gg T_c$ . It is also required that  $C_S(R_f + R_s) \ll T_c$ .