
Sampling gates and Realization of Logic gates

* Basic operating principles of sampling gates:

An ideal sampling gate is transmission out in califch of is exact reproduction at an IIP wareform during selected time interval is selected by time interval is selected by using gate or control signal. It repers as linear gate.



In series swetch, normally it is open but it will be closed during transmission, whereas in shound switch it will be open only during transmission.

In practical use, switch has zero resistance when closed conductor diade. Ideally, switch has zero resistance when closed and infinite rusistance when open. But in practice we can't and infinite rusistance when open. But in practice we can't autieve this. 80, resistance of (Rsw) has range forom several activeve this. 80, resistance of (Rsw) has range forom several hundred to several thousand along. It is required R>> Rsw.

Dierring transmission, ilp 2019 will be separated by capacitance large resistance R. gly there is stray sheenting the olp then it is not passible to transmit fast ware without deterioration.


3) Difference blue corries a sharpt sucitch

(i) 3n series society, stray capacitance will permit some

Signal transmission oven south is open.


(i) signed is transmitted through the switch, so some attenuation and distortion will be produced due to nonlinearity.

* Unidirectional sampling gate



The gode signal is at rectangular maker maker transition blo - Ve & - V2. It is also sonown as control tulse, a selector pulse or an enabling pulse.


when gothe right is at - 1/2. The divide is hearily reverse biased a there will be no off unless peak amplified at the signal is larger than reverse biasing right. The deep cycle at the signal is very less, when gook right rises to -1/2. Hen spenal its pulse will be transmitted to 81/2.



The ilp signal is at 10V. For terst case 5V off bulse appears. It baseline at ilp signal has naise then it is not transmitted.

But if level - 1/2 may be adjusted so that only past of syral above naise threshold appears at the off. Then circuit is known as threshold gate when - 1/2=0, then entire then the is transmitted to when - 1/2 is positive then signal appears superimposed on a 51 pedestral.

But Rici is neglected here. This new act as integrating new for gate waveform. So, gade uge at per A well nice exponentially with time constant Rici and fall with somewhat rade.



Adv. of gate:

- (1) It is extremely simple
- (11) There is littly delay through the gate some IIP is compled directly to OIP through a addite.
- (11) hate draws no current in stand by condition.
- (i) There we'll be interaction blu the signal source and controlling source and control age source gate has limited use because of slav rise of control age at diode.


The rise time of control uge at pt. A may be simpsoned by reducing R1 but it evill increase coupling blue sip signal & control signal- gt can be done by reducing c1 but other issue eville rise.

So, rèse time issue can be eliminaded by replacing ce by resistor Re. But signal will be attenuated.


They. Ri-Re then amplification will be half-e dic.

Coupling of signal will be regulred.


* Billinectional Sampling gates by using Transister



It is linear bidirectional sampling gates The signal right list and control voltage lact) are applied through resistant R18R2 to base at transister. The gate right has V18V2 levels in pulse, when gate right is at lower level V1, the transister is biased in cut-off. At upper level V2, the transister will enter in to active region. So, transister will sample the signal right a appear at old



Here separate bases are available for resigned a parting we were used to the support level, the current through the waite the arrither right to the waite the arrither right to the aperate as an amplifier start make the approach to the signal is also reduced.



Due to pollowing disadvantages of two diode gak, + diade gate is required!

(i) Low gain (ii) sensitivity to unbalance control vg.

(iii) Leakage through divide capacitance.


So, here two additional disoles are used with fixed rollage to 8-1.

when control voltages are ve e-ve, then diades 33 and De are reverse blased respectively. The diddes D1 2 D2 are conducting because at +V 2-V. The signal source is coupled to had through Ro and conducting diedes. The control vollages are disconnected and an embalance in control organis can't result in pedestral at the olp.

when control voltages are in and - Vn, then pt P1 & P2 Clamped to these levels, so disdel D1 & D2 are reverse-bland. Hence of is zero.

The value of R2 to be large in compare's in to the diede-conducting resistance, so that diede may be effectives as clamps. The min value at R2 is also limited, so that when diodes D3 & D4 conduct, the current should be Vn/R2 & 2Vs/R2 respectively due to control & signal vge. Honce Re must not be so low as to draw excelline control or syral current.

The value of Kimin = AV. & the value of Vn(min) = Vs (RC PC PC PS PR) * Reduction of Pedestral in a gode crossit:



The pedestral can be served by using symmetrical abrangement. Here shere signal & control signal both arrangement on series to transister a, control signal transister are given in series to transister a, control of a server at a september at a.

when 9c(Q1)= V1 (440) & (2(Q2)=V2(-40),

then O, weithto ON & O2 weith to Off, so, off voltage without service signal 10 Us20 is given as

when Us is confidered then it is superimposed on this with phase shift of 180.

when $O_{c}(Q_{1}): V_{2}(-ve) = O_{c}(Q_{2}) \cdot V_{1}(+ve)$ then Q_{1} is off Q_{2} Q_{2} Q_{3} Q_{4} Q_{5} Q_{5

The both translators are identical than In I have when Use o.

* Logic gates:

It is fundamental bouilding blocks of oligital system, which has ability to make decision.


The interconnection of gates to perform a variety of logical aperations is called logic design.

9t is device or lot, whose off is I even one of its iff is I.

9t is device or lot, whose off is I even one of its iff is I.

Truth table			17.2	A
A B	016	A Y= A+B		B 3
0 0	0	B-20	マー	Y
0 1	Ī			
7 7	Ţ.	19 House V		

> The discrete OR gates may be realized by using diades or transitions.



* AND gate (oc 7408 - 251p, 10 7411 > 351p & TC 7421 > 4 Mb)

8t is denice or cost whose olp is 1, if and apply if all its The

are 1. So, it is called as all or nathing gate.

	- table	018	landon	-
A	B	1	The state of the state of	La
0	0	0	A - Y=ABV=	T3 Y
0	0	0	B	1
1	0	0	Symbol	
1	1	1		

Discrete AND gates may be realized by using divides on Aromsister.

PL AND gate

PL AND gate

2 330		
Arounsi	gor.	
	PL AM	o gate
		P+5V FR
	DI	1
A	K	A aw
Ba	H	
	B	Bow
A	B	DY
0	0	OSIPULE VO MOEIR MOKER
0	1	DISOLL ON
,	0	DIN OFF OV
1	*	27-30ft 27 spall
V0 60		
L > SV		HOLE TO BE A FEE A
agico >	all s	upply vge drap across R
lagic 1 -	o No	supply drap across R

	1	1	
A	B	T	7
0	0	813 OFF 8230 OFF 8330N	0.3v elagle o
0	1	8190FF 0290FF 0390M	0°3V
Ī	0	81 → OFF 82 → OFF 83 → OM	0:3V
1	1	8130N 8230N 8330FF	En Table 1

03

* MoT gate (Inverter) (IC 7409);

97 is device cost, curase of is always the complement of its e'19.

Tru	th table	
A	Y	Y= 7
0	1	4
7	0	Sterpal

RTL MOT gate

* logic families:

A group of Ics with some lagic levels & supply witage forform various logic fre with the help of unipolar & bipolar technologies à regre pabricated.

Bipolar LF:

- 1. Saturated: RTL, DCTL, 2ºL, DTL, HTL, TTL
- 2. unsatiereded: Schattky TTL, ECL

Unifolder LF:

- 1. PMOS
 - 2. MMOS
 - 3. CMOS

* characteristics of Digital Ice:

(3) Speed of operation:

It depends on prapagation delay. It is taken as average at the 2 the.



(ii) Pour dissipation,

It is armount of preser dissipated in an Ic. cashich is Imon as Vic x Icc. where Icc is any value of Icalo) & Icalo).

(iii) Figure of merit:

It is product of Speed & prices.

F.M = propogation delay (ns) x preces(mw)

3ts low product is desirable.


(i) Fan-out:

by a gate. High form out is advantageous.

VOH T L State raise margin VOH T T State raise margin VOH T T O State raise margin VOH T O State raise margin VOH T O State raise margin VOH T O State raise margin

The circuits ability to telescate noise signal is called as naise immunity. Its quantitative measure is called as naise margin.

- -> De nouse margin
- → Ac naise margin It is greaker than de naise margin.



of the simplicity. It consists at a site that date in the simplicity. It consists at a site that simplicity is consist at a site that similar sides.

when both A & B has low voltage as its then transitions.

On A On are off. So, off is manimum slightly lightly lightly


e high focus dus fotion.

* DCTL: (Direct Coupled Transister Logic):

In RTL, base resistance Rg is removed then circuit is called as DLTL. Maise margin is very poors. It has problem at consent hogging.

The transistor with the base-emitter voltage of 0.78V, when its enter into saturation then it well not allow other transitions to enter into saturation and it well take whale of the current supplied from driver gate. It is known as current hopping.


* DTL (Diode - Transliter Lagic):



3 MPS DTL MAND gate

It has more form-out a improved naise margins in comparato RTL. But its speed is less, which is overloome in TTL. The 11p deaded on Do 9 to will conduct through the resident of the 11p to me the law state while to high state, deade will not conduct on the any one of the 11p is low even that divide easily conduct. The voltage Up at \$1. P will temp thanked a to to cut off. So, op at transition is the But the are they then transition easily enter in the Saluration and op is loss so New New Lage 1 a lagic o have corresponding to the & the cost respectively.

* TT (Transitor Transitor LARK):



94 is mast successful bipolar logic, which was avolved in 1960. 30 perfector logic functions and it has high drive capability.

The 3 SIP TTL NAND gate is driving it similar gates. It has multiple cometter towns often Q1.

Case- I

when any sip or all sips are low then transaster Q, will week in forward active mode. The vallage at base B, well be (0.24+0.7) 0.94. [EB>FB& BC>RB]

So, there is no sufficient voltage to turn or ON. Hence Os is also off. Finally off voldage will be equal to vice. ie Bis Forward author, Q22Q3 soff & Vo=Vcc.

caseII

when all olps are high then transator & will alt as reverse ective made on le (EBORB & BCOFB). So, there is sufficient voltage to ON translator &2.8 &3. Hunce off rige No will be low 10.0.3 v. (logic 0)

-> B1 = Dreverse active, Or 20,300N, Voi 0.3V.

,	Fruth	tab	Le CHAND 180	(tab
A	B	C	Vo	
0	0	0	9	
0	0	1	1	
0	1	0	1	
0	1	1	1	-
1	0	0	1	
	, 0	1	1	
	1 1	0	10	
	1	1 19 19		68

The OIP vge is pulled up by the time constant. Z= Rg. Co. So, Rcg is known · as pull-up resister. (passive pullelle) -> when all I'm are high and suddenly at least one sip goes low then tocens is ter &, will act as forward active and of has mare collecter current. It will remove base storage charge of translators Or 8 B3, So, speed is more in TTL.


when old is high then leavage current drives lead gates action is very small in comparesion to the shinking current SO, TTL is known as current sink lagic.

-> 94 is required that time constant Pcz. co should be less. which is possible by reducing Res. when as is off then. capacifor co well charge through resistance Res due to Vec. while Rs will be reduced then place at more collector current will occur. so, Power dissiportion will be

when 83 is on then collector custered will be more, So, saturation current will inchease . Hence RG should have

large value.

Finally Rg, we can't change so, it is replaced by transitfor . The to this charging ap capaciter entitle be just without mare power dissipation. which is known as active pull up x when of is soversecutive or to term-pole OIP. > selven 0270N



then B3 -> ON but B4-OFF

then 83 2066 prop 84-2011


UD2 VCC - SCA PCA - VCGSOALBS)

-> when Bo > OFF

when 82 off Hen

TTI gate wealth To tempelo oup drives

* ECL (Emitter coupled logic) de current mode logic (MCH)



2 JIPS BCL OR! NOR gate:

Transister 828 Bz are differential amplifier. 8,11 dz.

> Low Ilpor olp ->-1.7 V & High Ilporolo -> -0.9 V.

when the MB A RBboth are low 10. -1.7V, then 0.3 is more porceed bias than 0, x 02. So, 03 is ON 2 81. 02 is off. The value of R2 is selected such that current placing through 0,3 puts callector at -0.9V. So emitter of 0,5 is through 0,3 puts callector at -0.9V. So emitter of 0,5 is -0.9 -0.9 -0.8 = -7.7 -1.7V. 10. OIP of is Low i.e. or gate.

The base werrent of 84 through the is small. So that collectors at 8, 882 at about -0.11. so emitter of 89 is at -01-0.82-0.91. re- Mor olp is fligh.

Scanned with CamScann

-> 9x provides common made rejection. Of is taken at emitter terminal sq of impedance is low. It was large fan-not.

-s 9t is prostest due to beloneing reasons:

(i) It is non-saturated legic. Storage time delays are eleminated. so speed at operation is fast.

(11) currents are high and olp empedance is low. so, stray cooperifora charge & discharge quickly.

(ii) The Limited voltage suring.

-> 9t operates on principle of current easifiching.

Disadu.

W High cost

(1) Low noise margin

(11) reigh paver dissipation

(1) one to negative supply uge, it is difficult to use.

(v) Porblem of cooling.

*	Comparisions	

Parametess RTL DCTL DT	TTL ECL
Components	
Haise-margin Poor Poor Hugh	n meditum LOW
May May	ditum(8) sugar (10) rugar (24)
fan-out Lower	10 44-55
Poevez-dissipation 30	2 (pat 2 (pat 0-15 (bot)
solay (nsec) 12 10	30 10 8-15 CAUS)
figure of marit 194 1300	300 100 40 (KHOKE)