


FET Amplifiers

FET is a voltage controlled device as of purent is controlled by the i/p voltage.

Advantages over BIT

- 1) FET is a more temperature stable
- 2) FET has very high i/p impedance & they are preferred in Amplifica
- 3) FET reguire less space them that for BJT hence they are prefund in Ics.


JFET LOW frequency Small signal model




common source

Analysis of JAET Amplifiers

1) common source Amplifier (CS);



FET Amplifiers provide an excellent voltage gain with added for the high yp Resistance.




2) 0/p impedance (2060 Ro) = 0/p impedance is measured at the o/p terminals with imput voltage N; 20 modefiel 10

3) Voltage Gain (AV): Av= Vo Vi = Vo Vigs
$$V_0 = -9m Vgs.(rall RD)$$


$$Av = -g_{m}R_{D}$$


Find AV, 214 20

) common prain (or) source follower



It is also called as butter trop because of prollage is almost equal to 1/p voltage.





Apply Kcl

$$g_{m} v_{gs} + I_{o} = I_{rd} + I_{rs}$$
 $g_{m} v_{gs} + I_{o} = \frac{V_{o}}{v_{d}} + \frac{V_{o}}{R_{s}} \longrightarrow 0$


Applying KNL to order loop
$$V_i^\circ = V_{gs} + V_0$$


put $v_i^\circ = 0$
 $V_0 = -V_{gs}$


sobstitute in eg to

voltage Epain (AV)
$$Av = \frac{v_0}{v_i} = + 9m vgs (rd 110s)$$


Ngs + gmugs (vallus)







input impedamue (H)



Apply KNL

Scanned with CamScanner

Metal Oxide Semi-Conductor Filed Effect Toronsisters)

[Moss FET (8)] Insulated Grate Field Effect Toronsisters)

[IGFET]:

There are true Basic Forms of Moss FET.

[1] Enhancement Moss FET.

[2] Deptition Moss FET.

1) Enhancement MOSSFET:-

Construction of N- Channel MOSFET!
Source(S) Grate(G) Doraln(D)

AL

Sio2

N+

P-type

Substrate

Substrate

N- Channel Mosfet Consist of a lightly doped p-type Substrate into which two highly doped N+ sugions are diffused. These N+ Sections which will act as the Source and dorain & core separated by 5-10 micro meter. A Thin layor, of the Israeling Silicon dioxide [Sico] is grown over the Surface of the structure and holes are cutinto in the exide layer allowing contact with Source and dorain metal Contacts are made into the drain and Soverce. Then the gate metal area is oven laid on the oxide, Consising entire Channel oregion the Contact to the metal over the Channel area is the gate terminal the mutal area of the gate in Conjunction with the insulating mutal area of the gate in Conjunction with the insulating layer of Sico is the parallel plate Capacito's. The insulating layer of Sico is the

Stegion by season by this device is Called the insulting gate FET. This layer susults in high input sesistance of the MOSFET.

OPERATION:

Source Gate(G) Brain(D)

VGS.

P-Type Stu
Substrate.

N-Channel.


The Substrate is grounded the drain voltage is applied with suspect to the Source and the Vellage is applied at the suspect to the Source and the Vellage is applied at the gate, the the Change on gate induces on equal-ve change on the Substrate Side blu the Source and the Drain change on the Substrate field is produced blu the Source and drain region. The direction of electric field is ten to the plates of Capacitos. The regative change of electrons which are minibility carriers in ptype Substrate forms an inversion are minibility carriers in ptype Substrate forms an inversion layer as the the Voltage on gate increases, the induced regative Change in the Semi-Conductor increases there the Conductivity increases and the Current forms from Source drain though the induced Channel.

Inain Characteristics:

Characteristics are deraun blu Drain


Voltage Vos ard brain Current (Io) where.


gate Voltage Vos is Constant



applition Nosbret.

Construction of Deplition N-Channel MOSFET.





N-Channel MOSFET Consist of a lightly doped P-type Substrate into which two highly doped N+ oregions are diffused these N+ Sections which will act as the Source and drain one separated by 5+010 micro meter. Diffuse N-Channel blw the Source and drain. A Thin layer of insulating sion of the Shuttmure and holes is grown over the Surface of the Shuttmure and holes are Cidinto the Oxide layer allowing Contact with the course and drain. Metal Contacts are made into the Source and drain. Metal Contacts are made into the Grain and Covering the entire Channel over the Contact to the metal over the Channel over the gate to the metal over the Channel over the terminal metal over of the gate in Conjunction with the


dielectric exide dayer and the Semi-Conductor Channel

From a parallel plate Copacitor. The insulating layer of

SiO2, is the Siegian why this region is Calted the insulation

Crate FET. This layer Results in high input hesistance 1010;

Crate FET. This layer Results in high input hesistance 1010;




When Vos=0 and the drain (0) at a positive potential with overput to the Source, the electrons flow thorough N-channel from Source to drain Thorsefole Conventional Current Io from Source to drain Thorsefole Conventional Current It the gate Voltage is made negative, positive Charge Consisting of holes is induced in the Channel Thorough SiO2 of the gate to Channel Capacitos. The introduction of the positive Charge Causes deplition of Mobile electron in the Channel There a duplition oregion is produced in the Channel. The Shape of the deplition oregion depends on Vos and Vos here the Channel will be "wedge Shaped". When Vos is no reason I do increases and it becomes Constant at a value of Vos Called the Pinch of Voltage The Changes make the Chanel less Conductive


Scanned with CamScanner

and Id drops as Vas is made regative. The deplition MoSFET may also be Operated in an enhancement mode. It is only necessary to apply a positive gate Voltage. So that the negative Charge induced into the n-type that the negative Charge induced into the n-type Channel. Hence Io increases as it can be operated with Channel. Hence Io increases as it can be operated with bipolas input Signals it is also Called as Dual Mode MoSFET.

Drain Characteristics :-



There are drawn blu drain-Voltage (Vos.) & drain-Current (Io) Where gate- Voltage (Vos) is Constant



These are drawn blu gate Voltage (Vas) & drain-Current To Where drain - Voltage (Vos) is Constant

