

Latch based Integrated Clock Gating Cell

Dinesh Patnaik, *Self*

15 February 2022

Abstract—This article consists of Integrated clock gating Cell (ICG) circuit diagram and simulation. Now a days in ASIC design there are billions of cells due to which power becomes a crucial factor in determining the quality of a chip. Due to this huge no of cells, there's a high switching activity of clock, which consumes a lot of dynamic power. So, in order to reduce dynamic power consumption in chip, one of the techniques used is clock gating. For instance If the flops work based on enable signal there is no need of providing each and every pulse of clock, instead of that we provide a selective pulse to flop which reduces the switching factor of clock.

I. Reference Circuit details

This circuit is a Latch based Integrated Clock gating cell (ICG), which produces a clock pulse only whenever a high enable signal is encountered. 2 Transmission gates (2 PMOS, 2 NMOS), 3 Inverters (3 PMOS, 3 NMOS) and 1 AND gate (3 PMOS, 3 NMOS), are used to construct this circuit. To implement negative D latch, Transmission gates logic is used. Simply this circuit comprise of negative D latch and And gate.

Here when CLK is 0, Enable is (0,1), g1 is ON and output from g1 is (1,0), g2 passes (1,0), output from g4 is (0,1), output of g5 is (1,0), g3 is OFF and will not allow any signal to pass through it, output of g6 is 0 (i.e., **ICG_CLK = 0**), now when CLK is 1, Enable is (0,1), g1 is OFF and will not allow any signal to pass through it, now g3 is ON now it will pass previously store inverted value, now the output from g4 is non-inverted value now output of g6 is inverted value (i.e., **ICG_CLK = Enable**)




Figure 1: Latch AND based ICG

In summary when CLK = 0, D latch is enabled hence output from D latch will change as per enable signal, due to AND gate, the output of ICG = 0 as one of input of AND is 0. When CLK = 1, D latch is disabled hence output will be of previous stored value as one of input of AND is 1.

This circuit arrangement is also min pulse width violation free as compared to only AND based clock gating. Latch based clock gating passes one complete cycle of clock whenever the enable signal is High and stops cycle for which enable signal is low.

The same is implemented using 28nm and outputs waveform is obtained as shown in Figure 3.

II. Reference Circuit design




Figure 2: Gate Level Diagram




Figure 3: Transistor Level Diagram

III. Reference Waveform




Figure 4: Reference waveform of Latch based ICG

REFERENCES

- [1] Synopsys solvnet documentation
https://spdocs.synopsys.com/dow_retrieve/latest/dg/dcolh/Content/pwcu/g/pdf/pwcug.pdf
- [2] A Novel Glitch-Free Integrated Clock Gating Cell for High Reliability - Emre Salman
https://www.researchgate.net/publication/332810977_A_Novel_Glitch-Free_Integrated_Clock_Gating_Cell_for_High_Reliability
- [3] <http://www.signoffsemi.com/synthesis/>