



UART_TXD



UART_RXD



Title <Title>			
Size B	Document Number <Doc>		Rev <Rev Code>
Date:	Saturday, May 06, 2017	Sheet 1 of 1	




Title			<Title>
Size	Document Number		Rev
B	<Doc>		<Rev Code>
Date:	Saturday, May 06, 2017		Sheet 1 of 1






USBDM
USBDP

5V转数字3.3V电路




5V转数字1.2V电路




Title		
<Title>		
Size	Document Number	Rev
B	<Doc>	<RevCode>
Date:	Saturday, May 06, 2017	Sheet 1 of 1

SEG_0 R_6 > SEG_0_CTL
 SEG_1 R_9 > SEG_1_CTL
 SEG_2 R_10 > SEG_2_CTL
 SEG_3 R_11 > SEG_3_CTL
 SEG_4 R_12 > SEG_4_CTL
 SEG_5 R_13 > SEG_5_CTL
 SEG_6 R_14 > SEG_6_CTL
 SEG_7 R_15 > SEG_7_CTL










<< SEG_0_CTL
 << SEG_1_CTL
 << SEG_2_CTL
 << SEG_3_CTL
 << SEG_4_CTL
 << SEG_5_CTL
 << SEG_6_CTL
 << SEG_7_CTL




<< SEL2
 << SEL1
 << SEL0

Title			<Title>		
Size	Document Number				Rev
B	<Doc>				<RevCode>
Date:	Saturday, May 06, 2017		Sheet	1 of 1	

FPGA程序存储器配置电路



使用SO-G3封装



Title			
<Title>			
Size	Document Number	Rev	
B	<Doc>	<Rev>	
Date:	Saturday, May 06, 2017	Sheet	1 of 1