

EagleGT rev2.0

PAGE01	00	TOP
PAGE02	01	FPGA_BANK14_15_16
PAGE03	02	FPGA_BANK34_35
PAGE04	03	FPGA_BANK_MGT
PAGE05	04	FPGA_CONFIG
PAGE06	05	FPGA_POWER
PAGE07	06	DDR3L
PAGE08	07	HDMI_OUT
PAGE09	08	SFP
PAGE10	09	PCIE&PIO
PAGE11	10	SYS_POWER
PAGE12	11	ETHERNET
PAGE13	12	HDMI_IN
PAGE14	13	UART&CONFIG

V3BEST		
Title		
eagleGT		
Size	Document Number	Rev
A4	00 TOP	V2.0
Date:	Monday, April 22, 2019	Sheet 1 of 14

U1A

BANK 14	IO_0_14	P20	QSPI_DQ0
	IO_L1P_T0_D00_MOSI_14	P22	QSPI_DQ1
	IO_L1N_T0_D01_DIN_14	R22	QSPI_DQ1
	IO_L2P_T0_D02_14	P21	QSPI_DQ2
	IO_L2N_T0_D03_14	R21	QSPI_DQ3
	IO_L3P_T0_DQS_PUDC_B_14	U22	FPGA_PUDC
	IO_L3N_T0_DQS_EMCLK_14	V22	
	IO_L4P_T0_D04_14	T21	CMOS_D6_1
	IO_L4N_T0_D05_14	U21	CMOS_D7_1
	IO_L5P_T0_D06_14	P19	CMOS_D10_1
	IO_L5N_T0_D07_14	R19	CMOS_D11_1
	IO_L6P_T0_FCS_B_14	T19	QSPI_CS
	IO_L6N_T0_D08_VREF_14	T20	
	IO_L7P_T1_D09_14	W21	TRX1_LEDG
	IO_L7N_T1_D10_14	W22	TRX1_LEDG
	IO_L8P_T1_D11_14	AA20	CMOS_D4_1
	IO_L8N_T1_D12_14	AA21	CMOS_D5_1
	IO_L9P_T1_DQS_14	Y21	TRX2_LEDG
	IO_L9N_T1_DQS_D13_14	Y22	TRX2_LEDG
	IO_L10P_T1_D14_14	AB21	
	IO_L10N_T1_D15_14	AB22	TRX2_LEDG
	IO_L11P_T1_SRCC_14	U20	CMOS_D8_1
	IO_L11N_T1_SRCC_14	V20	CMOS_D9_1
	IO_L12P_T1_MRCC_14	W19	MCLK
	IO_L12N_T1_MRCC_14	W20	TRX1_LEDG
	IO_L13P_T2_MRCC_14	Y18	PUSH_RESET
	IO_L13N_T2_MRCC_14	Y19	CMOS_I2C_SDA_1
	IO_L14P_T2_SRCC_14	V18	CMOS_PCLK_1
	IO_L14N_T2_SRCC_14	V19	
	IO_L15P_T2_DQS_RDWR_B_14	AA19	CMOS_D2_1
	IO_L15N_T2_DQS_DOUT_CSO_B_14	AB20	CMOS_D3_1
	IO_L16P_T2_CSI_B_14	V17	CMOS_D0_1
	IO_L16N_T2_A15_D31_14	W17	CMOS_D1_1
	IO_L17P_T2_A14_D30_14	AA18	CMOS_I2C_SCL_1
	IO_L17N_T2_A13_D29_14	AB18	CMOS_HS_1
	IO_L18P_T2_A12_D28_14	U17	ADC_D6
	IO_L18N_T2_A11_D27_14	U18	ADC_D4
	IO_L19P_T3_A10_D26_14	P14	ADC_D2
	IO_L19N_T3_A09_D25_VREF_14	R14	ADC_D0
	IO_L20P_T3_A08_D24_14	R18	CMOS_STROBE_1
	IO_L20N_T3_A07_D23_14	T18	
	IO_L21P_T3_DQS_14	N17	QSPI_CLK
	IO_L21N_T3_DQS_A06_D22_14	P17	CCLK_SEL
	IO_L22P_T3_A05_D21_14	P15	IO_PROG_B
	IO_L22N_T3_A04_D20_14	R16	ADC_D3
	IO_L23P_T3_A03_D19_14	N13	CMOS_TRG_1
	IO_L23N_T3_A02_D18_14	N14	CMOS_RST_1
	IO_L24P_T3_A01_D17_14	P16	ADC_D5
	IO_L24N_T3_A00_D16_14	R17	CMOS_VS_1
	IO_25_14	N15	ADC_D1

XC7A35T/75T-3FGG484E

FPGA_PUDC RF1 NC 0.3V

FPGA_PUDC RF2 4.7K DGND

CMOS_D0_1	CMOS_D0_1
CMOS_D1_1	CMOS_D1_1
CMOS_D2_1	CMOS_D2_1
CMOS_D3_1	CMOS_D3_1

CMOS_D4_1	CMOS_D4_1
CMOS_D5_1	CMOS_D5_1

CMOS_D6_1	CMOS_D6_1
CMOS_D7_1	CMOS_D7_1

CMOS_D8_1	CMOS_D8_1
CMOS_D9_1	CMOS_D9_1

CMOS_D10_1	CMOS_D10_1
CMOS_D11_1	CMOS_D11_1

CMOS_PCLK_1

U1B

BANK 15	IO_0_15	J16	
	IO_L1P_T0_AD0P_15	H13	PUSH_1
	IO_L1N_T0_AD0N_15	G13	
	IO_L2P_T0_AD8P_15	G15	
	IO_L2N_T0_AD8N_15	G16	
	IO_L3P_T0_DQS_AD1P_15	J14	PUSH_3
	IO_L3N_T0_DQS_AD1N_15	H14	UART0_L_TX
	IO_L4P_T0_15	G17	LED1
	IO_L4N_T0_15	G18	LED2
	IO_L5P_T0_AD9P_15	J15	
	IO_L5N_T0_AD9N_15	H15	UART0_L_RX
	IO_L6P_T0_15	H17	
	IO_L6N_T0_VREF_15	H18	
	IO_L7P_T1_AD2P_15	J22	PHY_RXD2
	IO_L7N_T1_AD2N_15	H22	PHY_RX_CTRL
	IO_L8P_T1_AD10P_15	H20	
	IO_L8N_T1_AD10N_15	G20	
	IO_L9P_T1_DQS_AD3P_15	K21	PHY_RXD1
	IO_L9N_T1_DQS_AD3N_15	K22	PHY_RXD0
	IO_L10P_T1_AD11P_15	M21	
	IO_L10N_T1_AD11N_15	L21	
	IO_L11P_T1_SRCC_15	J20	PHY_RXD3
	IO_L11N_T1_SRCC_15	J21	
	IO_L12P_T1_MRCC_15	J19	PHY_RX_CLK
	IO_L12N_T1_MRCC_15	H19	
	IO_L13P_T2_MRCC_15	K18	PHY_TX_CLK
	IO_L13N_T2_MRCC_15	K19	
	IO_L14P_T2_SRCC_15	L19	PHY_TXD2
	IO_L14N_T2_SRCC_15	L20	PHY_TXD3
	IO_L15P_T2_DQS_15	N22	
	IO_L15N_T2_DQS_ADV_B_15	M22	PHY_TXD0
	IO_L16P_T2_A28_15	M18	PHY_TX_CTRL
	IO_L16N_T2_A27_15	L18	PHY_TXD1
	IO_L17P_T2_A26_15	N18	PHY_RESET_B
	IO_L17N_T2_A25_15	N19	
	IO_L18P_T2_A24_15	N20	
	IO_L18N_T2_A23_15	M20	
	IO_L19P_T3_A22_15	K13	
	IO_L19N_T3_A21_VREF_15	K14	PUSH_2
	IO_L20P_T3_A20_15	M13	PUSH_0
	IO_L20N_T3_A19_15	L13	USER_IO7
	IO_L21P_T3_DQS_15	K17	USER_IO1
	IO_L21N_T3_DQS_A18_15	J17	USER_IO0
	IO_L22P_T3_A17_15	L14	USER_IO6
	IO_L22N_T3_A16_15	L15	USER_IO3
	IO_L23P_T3_FOE_B_15	L16	USER_IO2
	IO_L23N_T3_FWE_B_15	K16	USER_IO5
	IO_L24P_T3_RS1_15	M15	USER_IO4
	IO_L24N_T3_RS0_15	M16	LED0
	IO_25_15	M17	LED3

XC7A35T/75T-3FGG484E

CMOS_PCLK_1	CMOS_PCLK_1
CMOS_HS_1	CMOS_HS_1
CMOS_VS_1	CMOS_VS_1
CMOS_RST_1	CMOS_RST_1
CMOS_TRG_1	CMOS_TRG_1
CMOS_STROBE_1	CMOS_STROBE_1
CMOS_I2C_SCL_1	CMOS_I2C_SCL_1
CMOS_I2C_SDA_1	CMOS_I2C_SDA_1

ADC_D0	ADC_D0
ADC_D1	ADC_D1
ADC_D2	ADC_D2
ADC_D3	ADC_D3
ADC_D4	ADC_D4
ADC_D5	ADC_D5
ADC_D6	ADC_D6

U1C

BANK 16	IO_0_16	F15	
	IO_L1P_T0_16	F13	HDMI_RX0_P
	IO_L1N_T0_16	F14	HDMI_RX0_N
	IO_L2P_T0_16	F16	HDMI_RX1_P
	IO_L2N_T0_16	E17	HDMI_RX1_N
	IO_L3P_T0_DQS_16	C14	HDMI_RX2_P
	IO_L3N_T0_DQS_16	C15	HDMI_RX2_N
	IO_L4P_T0_16	E13	
	IO_L4N_T0_16	E14	
	IO_L5P_T0_16	E16	
	IO_L5N_T0_16	D16	
	IO_L6P_T0_16	D14	
	IO_L6N_T0_VREF_16	B15	
	IO_L7P_T1_16	B16	
	IO_L7N_T1_16	C13	
	IO_L8P_T1_16	B13	
	IO_L8N_T1_16	A15	
	IO_L9P_T1_DQS_16	A16	HDMI_RX_PEEP
	IO_L9N_T1_DQS_16	A13	HDMI_RX_TXEN
	IO_L10P_T1_16	A14	
	IO_L10N_T1_16	B17	
	IO_L11P_T1_SRCC_16	B18	
	IO_L11N_T1_SRCC_16	D17	MCLK_125_P
	IO_L12P_T1_MRCC_16	C17	MCLK_125_N
	IO_L12N_T1_MRCC_16	C18	HDMI_CLK+
	IO_L13P_T2_MRCC_16	C19	HDMI_CLK-
	IO_L13N_T2_MRCC_16	E19	HDMI_RX_CLK_P
	IO_L14P_T2_SRCC_16	D19	HDMI_RX_CLK_N
	IO_L14N_T2_SRCC_16	F18	HDMI_TX_CEC
	IO_L15P_T2_DQS_16	E18	
	IO_L15N_T2_DQS_16	B20	HDMI_RX_SCL
	IO_L16P_T2_16	A20	HDMI_RX_SDA
	IO_L16N_T2_16	A18	HDMI_RX_CEC
	IO_L17P_T2_16	A19	HDMI_RX_HPA
	IO_L17N_T2_16	F19	SFP0_TX_DISABLE
	IO_L18P_T2_16	F20	PCIE_WAKE_N
	IO_L18N_T2_16	D20	HDMI_IO0+
	IO_L19P_T3_16	C20	HDMI_IO0-
	IO_L19N_T3_VREF_16	C22	HDMI_IO1+
	IO_L20P_T3_16	B22	HDMI_IO1-
	IO_L20N_T3_16	B21	HDMI_IO2+
	IO_L21P_T3_DQS_16	A21	HDMI_IO2-
	IO_L21N_T3_DQS_16	E22	HDMI_TX_SCL
	IO_L22P_T3_16	D22	HDMI_TX_SDA
	IO_L22N_T3_16	E21	HDMI_TX_HPD
	IO_L23P_T3_16	D21	PCIE_RST_N
	IO_L23N_T3_16	G21	SFP0_IIC_SDA
	IO_L24P_T3_16	G22	SFP0_IIC_SCL
	IO_L24N_T3_16	F21	SFP0_LOS
	IO_25_16		

XC7A35T/75T-3FGG484E

PUSH_0	PUSH_0
PUSH_1	PUSH_1
PUSH_2	PUSH_2
PUSH_3	PUSH_3

PUSH_RESET	PUSH_RESET
PHY_RXD[3:0]	PHY_RXD[3:0]
PHY_TXD[3:0]	PHY_TXD[3:0]
PHY_RX_CLK	PHY_RX_CLK
PHY_TX_CLK	PHY_TX_CLK
PHY_RX_CTRL	PHY_RX_CTRL
PHY_TX_CTRL	PHY_TX_CTRL
PHY_RESET_B	PHY_RESET_B

HDMI_RX_TXEN <<HDMI_RX_TXEN

HDMI_RX2_P	HDMI_RX2_P
HDMI_RX2_N	HDMI_RX2_N

HDMI_RX1_P	HDMI_RX1_P
HDMI_RX1_N	HDMI_RX1_N

HDMI_RX0_P	HDMI_RX0_P
HDMI_RX0_N	HDMI_RX0_N

HDMI_RX_CLK_P	HDMI_RX_CLK_P
HDMI_RX_CLK_N	HDMI_RX_CLK_N

HDMI_RX_CEC	HDMI_RX_CEC
-------------	-------------

HDMI_RX_SCL	HDMI_RX_SCL
HDMI_RX_SDA	HDMI_RX_SDA

HDMI_RX_HPA	HDMI_RX_HPA
-------------	-------------

HDMI_RX_PEEP	HDMI_RX_PEEP
--------------	--------------

QSPI_CLK	QSPI_CLK
CCLK_SEL	CCLK_SEL
IO_PROG_B	IO_PROG_B

QSPI_CS	QSPI_CS
QSPI_DQ[3:0]	QSPI_DQ[3:0]

LED0	LED0
LED1	LED1
LED2	LED2
LED3	LED3
TRX1_LEDG	TRX1_LEDG
TRX1_LEDB	TRX1_LEDB
TRX2_LEDG	TRX2_LEDG
TRX2_LEDB	TRX2_LEDB
MCLK	MCLK

USER_IO[7:0]	USER_IO[7:0]
--------------	--------------

PCIE_RST_N	PCIE_RST_N
PCIE_WAKE_N	PCIE_WAKE_N

MCLK_125_P	MCLK_125_P
MCLK_125_N	MCLK_125_N

SFP0_TX_DISABLE	SFP0_TX_DISABLE
SFP0_IIC_SDA	SFP0_IIC_SDA
SFP0_IIC_SCL	SFP0_IIC_SCL
SFP0_LOS	SFP0_LOS

UART0_L_TX	UART0_L_TX
UART0_L_RX	UART0_L_RX
HDMI_TX_HPD	HDMI_TX_HPD
HDMI_TX_CEC	HDMI_TX_CEC

HDMI_IO2+	HDMI_IO2+
HDMI_IO2-	HDMI_IO2-
HDMI_IO1+	HDMI_IO1+
HDMI_IO1-	HDMI_IO1-
HDMI_IO0+	HDMI_IO0+
HDMI_IO0-	HDMI_IO0-
HDMI_CLK+	HDMI_CLK+
HDMI_CLK-	HDMI_CLK-
HDMI_TX_SCL	HDMI_TX_SCL
HDMI_TX_SDA	HDMI_TX_SDA

V3BEST			
eagleGT			
Title		Rev	
Size	A4	Document Number	01 FPGA_BANK14_15_16
Date:	Thursday, April 25, 2019	Sheet	2 of 14

U1D

BANK 34

IO_0_34	T3
IO_L1P_T0_34	T1 PS_DDR3_A10
IO_L1N_T0_34	U1 PS_DDR3_RAS_B
IO_L2P_T0_34	U2 PS_DDR3_BA1
IO_L2N_T0_34	V2 PS_DDR3_CAS_B
IO_L3P_T0_DQS_34	R3 PS_DDR3_CLK_P
IO_L3N_T0_DQS_34	R2 PS_DDR3_CLK_N
IO_L4P_T0_34	W2 PS_DDR3_A1
IO_L4N_T0_34	Y2 PS_DDR3_A11
IO_L5P_T0_34	W1 PS_DDR3_A4
IO_L5N_T0_34	Y1 PS_DDR3_A6
IO_L6P_T0_34	U3 PS_DDR3_A12
IO_L6N_T0_VREF_34	V3 PS_DDR3_CS_B
IO_L7P_T1_34	AA1 PS_DDR3_A8
IO_L7N_T1_34	AB1 PS_DDR3_BA2
IO_L8P_T1_34	AB3 PS_DDR3_A2
IO_L8N_T1_34	AB2 PS_DDR3_A0
IO_L9P_T1_DQS_34	Y3 PS_DDR3_A3
IO_L9N_T1_DQS_34	AA3 PS_DDR3_A5
IO_L10P_T1_34	AA5 PS_DDR3_A9
IO_L10N_T1_34	AB5 PS_DDR3_A13
IO_L11P_T1_SRCC_34	Y4 PS_DDR3_A14
IO_L11N_T1_SRCC_34	AA4 PS_DDR3_A7
IO_L12P_T1_MRCC_34	V4 PS_DDR3_WE_B
IO_L12N_T1_MRCC_34	W4 PS_DDR3_BA0
IO_L13P_T2_MRCC_34	R4
IO_L13N_T2_MRCC_34	T4
IO_L14P_T2_SRCC_34	T5
IO_L14N_T2_SRCC_34	U5
IO_L15P_T2_DQS_34	W6 PS_DDR3_CKE
IO_L15N_T2_DQS_34	W5 PS_DDR3_ODT
IO_L16P_T2_34	U6
IO_L16N_T2_34	V5
IO_L17P_T2_34	R6
IO_L17N_T2_34	T6
IO_L18P_T2_34	Y6
IO_L18N_T2_34	AA6
IO_L19P_T3_34	V7
IO_L19N_T3_VREF_34	W7 OVREF_DDR
IO_L20P_T3_34	AB7
IO_L20N_T3_34	AB6
IO_L21P_T3_DQS_34	V9
IO_L21N_T3_DQS_34	V8
IO_L22P_T3_34	AA8
IO_L22N_T3_34	AB8
IO_L23P_T3_34	Y8
IO_L23N_T3_34	Y7
IO_L24P_T3_34	W9
IO_L24N_T3_34	Y9
IO_25_34	U7

XC7A35T/75T-3FGG484E

U1E

BANK 35

IO_0_35	F4
IO_L1P_T0_AD4P_35	B1 PS_DDR3_DM0
IO_L1N_T0_AD4N_35	A1 PS_DDR3_DQ0
IO_L2P_T0_AD12P_35	C2 PS_DDR3_DQ1
IO_L2N_T0_AD12N_35	B2 PS_DDR3_DQ2
IO_L3P_T0_DQS_AD5P_35	E1 PS_DDR3_DQS0_P
IO_L3N_T0_DQS_AD5N_35	D1 PS_DDR3_DQS0_N
IO_L4P_T0_35	E2 PS_DDR3_DQ3
IO_L4N_T0_35	D2 PS_DDR3_DQ4
IO_L5P_T0_AD13P_35	G1 PS_DDR3_DQ5
IO_L5N_T0_AD13N_35	F1 PS_DDR3_DQ6
IO_L6P_T0_35	F3 PS_DDR3_DQ7
IO_L6N_T0_VREF_35	E3 OVREF_DDR
IO_L7P_T1_AD6P_35	K1 PS_DDR3_DM1
IO_L7N_T1_AD6N_35	J1 PS_DDR3_DQ8
IO_L8P_T1_AD14P_35	H2 PS_DDR3_DQ9
IO_L8N_T1_AD14N_35	G2 PS_DDR3_DQ10
IO_L9P_T1_DQS_AD7P_35	K2 PS_DDR3_DQS1_P
IO_L9N_T1_DQS_AD7N_35	J2 PS_DDR3_DQS1_N
IO_L10P_T1_AD15P_35	J5 PS_DDR3_DQ11
IO_L10N_T1_AD15N_35	H5 PS_DDR3_DQ12
IO_L11P_T1_SRCC_35	H3 PS_DDR3_DQ13
IO_L11N_T1_SRCC_35	G3 PS_DDR3_DQ14
IO_L12P_T1_MRCC_35	H4 PS_DDR3_DQ15
IO_L12N_T1_MRCC_35	G4 PS_DDR3_RESET_B
IO_L13P_T2_MRCC_35	K4
IO_L13N_T2_MRCC_35	J4
IO_L14P_T2_SRCC_35	L3
IO_L14N_T2_SRCC_35	K3
IO_L15P_T2_DQS_35	M1
IO_L15N_T2_DQS_35	L1
IO_L16P_T2_35	M3
IO_L16N_T2_35	M2
IO_L17P_T2_35	K6
IO_L17N_T2_35	J6
IO_L18P_T2_35	L5
IO_L18N_T2_35	L4
IO_L19P_T3_35	N4
IO_L19N_T3_VREF_35	N3 OVREF_DDR
IO_L20P_T3_35	R1
IO_L20N_T3_35	P1
IO_L21P_T3_DQS_35	P5
IO_L21N_T3_DQS_35	P4
IO_L22P_T3_35	P2
IO_L22N_T3_35	N2
IO_L23P_T3_35	M6
IO_L23N_T3_35	M5
IO_L24P_T3_35	P6
IO_L24N_T3_35	N5
IO_25_35	L6

XC7A35T/75T-3FGG484E


PS_DDR3_DQ[15:0] << PS_DDR3_DQ[15:0]

PS_DDR3_DQS1_N << PS_DDR3_DQS1_N
PS_DDR3_DQS1_P << PS_DDR3_DQS1_P
PS_DDR3_DQS0_N << PS_DDR3_DQS0_N
PS_DDR3_DQS0_P << PS_DDR3_DQS0_P
PS_DDR3_DM[1:0] << PS_DDR3_DM[1:0]



PS_DDR3_RAS_B << PS_DDR3_RAS_B
PS_DDR3_CAS_B << PS_DDR3_CAS_B
PS_DDR3_WE_B << PS_DDR3_WE_B
PS_DDR3_CKE << PS_DDR3_CKE
PS_DDR3_CS_B << PS_DDR3_CS_B
PS_DDR3_ODT << PS_DDR3_ODT
PS_DDR3_CLK_N << PS_DDR3_CLK_N
PS_DDR3_CLK_P << PS_DDR3_CLK_P
PS_DDR3_RESET_B << PS_DDR3_RESET_B








PS_DDR3_BA[2:0] << PS_DDR3_BA[2:0]
PS_DDR3_A[14:0] << PS_DDR3_A[14:0]

















V3BEST			
eagleGT			
Title		02 FPGA_BANK34_35	
Size	Document Number	Rev	
A4		V2.0	
Date:	Monday, April 22, 2019	Sheet	3 of 14




XC7A35T/75T-3FGG484E









HDMI_IO2+> HDMI_IO2+
HDMI_IO2-> HDMI_IO2-
HDMI_IO1+> HDMI_IO1+
HDMI_IO1-> HDMI_IO1-
HDMI_IO0+> HDMI_IO0+
HDMI_IO0-> HDMI_IO0-
HDMI_CLK+> HDMI_CLK+
HDMI_CLK-> HDMI_CLK-

HDMI_TX_SCL> HDMI_TX_SCL
HDMI_TX_SDA> HDMI_TX_SDA
HDMI_TX_HP> HDMI_TX_HP
HDMI_TX_CEC> HDMI_TX_CEC

