# PCI Express® Base Specification Revision 2.0

December 20, 2006



Revision	Revision History	DATE
1.0	Initial release.	07/22/02
1.0a	Incorporated Errata C1-C66 and E1-E4.17.	04/15/03
1.1	Incorporated approved Errata and ECNs.	03/28/05
2.0	Added 5.0 GT/s data rate and incorporated approved Errata and ECNs.	12/20/06

PCI-SIG® disclaims all warranties and liability for the use of this document and the information contained herein and assumes no responsibility for any errors that may appear in this document, nor does PCI-SIG make a commitment to update the information contained herein.

Contact the PCI-SIG office to obtain the latest revision of this specification.

Questions regarding the PCI Express Base Specification or membership in PCI-SIG may be forwarded to:

#### **Membership Services**

www.pcisig.com

E-mail: administration@pcisig.com

Phone: 503-619-0569 Fax: 503-644-6708

## **Technical Support**

techsupp@pcisig.com

#### **DISCLAIMER**

This PCI Express Base Specification is provided "as is" with no warranties whatsoever, including any warranty of merchantability, noninfringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification, or sample. PCI-SIG disclaims all liability for infringement of proprietary rights, relating to use of information in this specification. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.

PCI, PCI Express, PCIe, and PCI-SIG are trademarks or registered trademarks of PCI-SIG. All other product names are trademarks, registered trademarks, or servicemarks of their respective owners.

Copyright © 2002-2006 PCI-SIG

# Contents

OBJECTIV	/E OF THE SPECIFICATION	21
DOCUME	NT ORGANIZATION	21
DOCUME	NTATION CONVENTIONS	22
TERMS A	ND ACRONYMS	23
REFEREN	CE DOCUMENTS	29
1. INTR	ODUCTION	31
1.1. A	A THIRD GENERATION I/O INTERCONNECT	31
1.2. P	PCI Express Link	33
1.3. P	PCI Express Fabric Topology	35
1.3.1.	Root Complex	
1.3.2.	Endpoints	
1.3.3.	Switch	39
1.3.4.	Root Complex Event Collector	40
1.3.5.	PCI Express to PCI/PCI-X Bridge	
	CI Express Fabric Topology Configuration	
	CI Express Layering Overview	41
1.5.1.	Transaction Layer	
1.5.2.	Data Link Layer	
1.5.3.		
1.5.4.	Layer Functions and Services	
2. TRAN	SACTION LAYER SPECIFICATION	47
2.1. Т	RANSACTION LAYER OVERVIEW	47
2.1.1.	Address Spaces, Transaction Types, and Usage	48
2.1.2.	Packet Format Overview	
2.2. T	RANSACTION LAYER PROTOCOL - PACKET DEFINITION	51
2.2.1.	Common Packet Header Fields	51
2.2.2.	TLPs with Data Payloads - Rules	54
2.2.3.	TLP Digest Rules	56
2.2.4.	Routing and Addressing Rules	56
2.2.5.	First/Last DW Byte Enables Rules	59
2.2.6.	Transaction Descriptor	
2.2.7.	Memory, I/O, and Configuration Request Rules	66
2.2.8.	Message Request Rules	
2.2.9.	Completion Rules	
2.3. H	HANDLING OF RECEIVED TLPS	82
2.3.1.	Request Handling Rules	85

	2.3.2.	Completion Handling Rules	98
	2.4. TRA	ANSACTION ORDERING	
	2.4.1.	Transaction Ordering Rules	100
	2.4.2.	Update Ordering and Granularity Observed by a Read Transaction	104
	2.4.3.	Update Ordering and Granularity Provided by a Write Transaction	
	2.5. VIR	TUAL CHANNEL (VC) MECHANISM	105
	2.5.1.	Virtual Channel Identification (VC ID)	108
	2.5.2.	TC to VC Mapping	
	2.5.3.	VC and TC Rules	
	2.6. Ori	DERING AND RECEIVE BUFFER FLOW CONTROL	111
	2.6.1.	Flow Control Rules	112
	2.7. DA	ra Integrity	122
	2.7.1.	ECRC Rules	123
	2.7.2.	Error Forwarding	127
	2.8. Con	MPLETION TIMEOUT MECHANISM	129
	2.9. LIN	K STATUS DEPENDENCIES	130
	2.9.1.	Transaction Layer Behavior in DL_Down Status	130
	2.9.2.	Transaction Layer Behavior in DL_Up Status	
3.	DATAI	INK LAYER SPECIFICATION	133
٠.			
		ГА LINK LAYER OVERVIEW	
		ГА LINK CONTROL AND MANAGEMENT STATE MACHINE	
	3.2.1.	Data Link Control and Management State Machine Rules	
		W CONTROL INITIALIZATION PROTOCOL	
	3.3.1.	Flow Control Initialization State Machine Rules	
		ГА LINK LAYER PACKETS (DLLPS)	
	3.4.1.	Data Link Layer Packet Rules	
		ГА INTEGRITY	
	3.5.1.	Introduction	
	3.5.2.	LCRC, Sequence Number, and Retry Management (TLP Transmitter)	
	3.5.3.	LCRC and Sequence Number (TLP Receiver)	159
4.	. PHYSIC	CAL LAYER SPECIFICATION	167
	4.1. INT	DODLICTION	167
		RODUCTIONGICAL SUB-BLOCK	
	4.2. LOC		
	4.2.1. 4.2.2.	Symbol EncodingFraming and Application of Symbols to Lanes	
	4.2.2. 4.2.3.	Data Scrambling	
	4.2.3. 4.2.4.	Link Initialization and Training	
	4.2.4. 4.2.5.	Link Training and Status State Machine (LTSSM) Descriptions	
	4.2.6.	Link Training and Status State Rules	
	4.2.7.	Clock Tolerance Compensation	
	4.2.8.	Compliance Pattern	
	4.2.9.	Modified Compliance Pattern	
		ECTRICAL SUB-BLOCK	
	4.3.1.	Maintaining Backwards Compatibility	
	4.3.2.	Jitter Budgeting and Measurement	
	· · - · - ·	······································	

4.3.3.	Transmitter Specification	244
4.3.4.	Receiver Specification	
4.3.5.	Transmitter and Receiver DC Specifications	273
4.3.6.	Channel Specifications	
4.3.7.	Reference Clock Specifications	
5. POWE	R MANAGEMENT	293
5.1. Ov	VERVIEW	293
5.1.1.	Statement of Requirements	
5.2. LI	NK STATE POWER MANAGEMENT	
5.3. PC	CI-PM SOFTWARE COMPATIBLE MECHANISMS	299
5.3.1.	Device Power Management States (D-States) of a Function	299
5.3.2.	PM Software Control of the Link Power Management State	
5.3.3.	Power Management Event Mechanisms	308
5.4. NA	ATIVE PCI EXPRESS POWER MANAGEMENT MECHANISMS	315
5.4.1.	Active State Power Management (ASPM)	315
5.5. At	UXILIARY POWER SUPPORT	331
5.5.1.	Auxiliary Power Enabling	331
5.6. PC	OWER MANAGEMENT SYSTEM MESSAGES AND DLLPS	332
6. SYSTE	M ARCHITECTURE	335
6.1. IN	TERRUPT AND PME SUPPORT	335
6.1.1.	Rationale for PCI Express Interrupt Model	
6.1.2.	PCI Compatible INTx Emulation	
6.1.3.	INTx Emulation Software Model	
6.1.4.	Message Signaled Interrupt (MSI/MSI-X) Support	
6.1.5.	PME Support	
6.1.6.	Native PME Software Model	
6.1.7.	Legacy PME Software Model	
6.1.8.	Operating System Power Management Notification	
6.1.9.	PME Routing Between PCI Express and PCI Hierarchies	
	RROR SIGNALING AND LOGGING	
6.2.1.	Scope	
6.2.2.	Error Classification	
6.2.3.	Error Signaling	
6.2.4.	Error Logging	
6.2.5.	Sequence of Device Error Signaling and Logging Operations	
6.2.6.	Error Message Controls	
6.2.7.	Error Listing and Rules	355
6.2.8.	Virtual PCI Bridge Error Handling	
6.3. VI	RTUAL CHANNEL SUPPORT	
6.3.1.	Introduction and Scope	
6.3.2.	TC/VC Mapping and Example Usage	
6.3.3.	VC Arbitration	
6.3.4.	Isochronous Support	
6.4. DI	EVICE SYNCHRONIZATION	
	OCKED TRANSACTIONS	375

6.5.1.	Introduction	375
6.5.2.	Initiation and Propagation of Locked Transactions - Rules	376
6.5.3.	Switches and Lock - Rules	377
6.5.4.	PCI Express/PCI Bridges and Lock - Rules	377
6.5.5.	Root Complex and Lock - Rules	<i>378</i>
6.5.6.	Legacy Endpoints	<i>378</i>
6.5.7.	PCI Express Endpoints	<i>378</i>
6.6. PCI	Express Reset - Rules	378
6.6.1.	Conventional Reset	<i>378</i>
6.6.2.	Function-Level Reset (FLR)	381
6.7. PCI	EXPRESS HOT-PLUG SUPPORT	384
6.7.1.	Elements of Hot-Plug	
6.7.2.	Registers Grouped by Hot-Plug Element Association	391
6.7.3.	PCI Express Hot-Plug Events	393
6.7.4.	Firmware Support for Hot-Plug	396
6.8. Pov	VER BUDGETING CAPABILITY	396
6.8.1.	System Power Budgeting Process Recommendations	397
6.9. <b>S</b> LO	T POWER LIMIT CONTROL	397
6.10. R	COOT COMPLEX TOPOLOGY DISCOVERY	400
6.11. L	JNK SPEED MANAGEMENT	402
	ACCESS CONTROL SERVICES (ACS)	403
6.12.1.	ACS Component Capability Requirements	
6.12.2.	Interoperability	408
6.12.3.	ACS Peer-to-Peer Control Interactions	408
6.12.4.	ACS Violation Error Handling	409
6.12.5.	ACS Redirection Impacts on Ordering Rules	410
7. SOFTW	ARE INITIALIZATION AND CONFIGURATION	413
7.1. Con	NFIGURATION TOPOLOGY	413
	EXPRESS CONFIGURATION MECHANISMS	
7.2.1.	PCI 3.0 Compatible Configuration Mechanism	
7.2.2.	PCI Express Enhanced Configuration Access Mechanism (ECAM)	
7.2.3.	Root Complex Register Block	
	NFIGURATION TRANSACTION RULES	
7.3.1.	Device Number	
7.3.2.	Configuration Transaction Addressing	
7.3.3.	Configuration Request Routing Rules	
7.3.4.	PCI Special Cycles	
	NFIGURATION REGISTER TYPES	
	-COMPATIBLE CONFIGURATION REGISTERS.	
7.5.1.	Type 0/1 Common Configuration Space	
7.5.2.	Type 0 Configuration Space Header	
7.5.3.	Type 1 Configuration Space Header	
	POWER MANAGEMENT CAPABILITY STRUCTURE	
	I AND MSI-X CAPABILITY STRUCTURES	
	EXPRESS CAPABILITY STRUCTURE	
	PCI Express Capability List Register (Offset 00h)	

7.8.2.	PCI Express Capabilities Register (Offset 02h)	442
<i>7.8.3</i> .	Device Capabilities Register (Offset 04h)	444
7.8.4.	Device Control Register (Offset 08h)	449
7.8.5.	Device Status Register (Offset 0Ah)	455
7.8.6.	Link Capabilities Register (Offset 0Ch)	458
7.8.7.	Link Control Register (Offset 10h)	462
7.8.8.	Link Status Register (Offset 12h)	469
7.8.9.	Slot Capabilities Register (Offset 14h)	472
7.8.10.	Slot Control Register (Offset 18h)	
7.8.11.	Slot Status Register (Offset 1Ah)	478
7.8.12.	Root Control Register (Offset 1Ch)	480
7.8.13.	Root Capabilities Register (Offset 1Eh)	482
7.8.14.	Root Status Register (Offset 20h)	
7.8.15.	Device Capabilities 2 Register (Offset 24h)	483
7.8.16.	Device Control 2 Register (Offset 28h)	
7.8.17.	Device Status 2 Register (Offset 2Ah)	487
7.8.18.	Link Capabilities 2 Register (Offset 2Ch)	487
7.8.19.	Link Control 2 Register (Offset 30h)	487
7.8.20.	Link Status 2 Register (Offset 32h)	
7.8.21.	Slot Capabilities 2 Register (Offset 34h)	
7.8.22.	Slot Control 2 Register (Offset 38h)	
7.8.23.	Slot Status 2 Register (Offset 3Ah)	
7.9. PCI	EXPRESS EXTENDED CAPABILITIES	
7.9.1.	Extended Capabilities in Configuration Space	493
7.9.2.	Extended Capabilities in the Root Complex Register Block	
7.9.3.	PCI Express Enhanced Capability Header	
7.10. A	DVANCED ERROR REPORTING CAPABILITY	
7.10.1.	Advanced Error Reporting Enhanced Capability Header (Offset 00h)	496
7.10.2.	Uncorrectable Error Status Register (Offset 04h)	
7.10.3.	Uncorrectable Error Mask Register (Offset 08h)	498
7.10.4.	Uncorrectable Error Severity Register (Offset 0Ch)	
7.10.5.	Correctable Error Status Register (Offset 10h)	
7.10.6.	Correctable Error Mask Register (Offset 14h)	502
7.10.7.	Advanced Error Capabilities and Control Register (Offset 18h)	
7.10.8.	Header Log Register (Offset 1Ch)	
7.10.9.	Root Error Command Register (Offset 2Ch)	505
7.10.10.	Root Error Status Register (Offset 30h)	
7.10.11.	Error Source Identification Register (Offset 34h)	509
7.11. V	IRTUAL CHANNEL CAPABILITY	
7.11.1.	Virtual Channel Enhanced Capability Header	512
7.11.2.	Port VC Capability Register 1	
7.11.3.	Port VC Capability Register 2	
7.11.4.	Port VC Control Register	
7.11.5.	Port VC Status Register	
7.11.6.	VC Resource Capability Register	
7.11.7.	VC Resource Control Register	

7.11.8. V	C Resource Status Register	521
7.11.9. V	TC Arbitration Table	522
7.11.10.	Port Arbitration Table	523
7.12. DEV	VICE SERIAL NUMBER CAPABILITY	525
7.12.1. D	Device Serial Number Enhanced Capability Header (Offset 00h)	526
	erial Number Register (Offset 04h)	
7.13. PCI	EXPRESS ROOT COMPLEX LINK DECLARATION CAPABILITY	527
7.13.1. R	oot Complex Link Declaration Enhanced Capability Header	529
	lement Self Description	
7.13.3. L	ink Entries	531
7.14. PCI	EXPRESS ROOT COMPLEX INTERNAL LINK CONTROL CAPABILITY	535
7.14.1. R	oot Complex Internal Link Control Enhanced Capability Header	535
	oot Complex Link Capabilities Register	
	oot Complex Link Control Register	
7.14.4. R	oot Complex Link Status Register	540
7.15. Pow	VER BUDGETING CAPABILITY	541
7.15.1. P	ower Budgeting Enhanced Capability Header (Offset 00h)	541
	Oata Select Register (Offset 04h)	
	Oata Register (Offset 08h)	
	ower Budget Capability Register (Offset 0Ch)	
	S EXTENDED CAPABILITY	
7.16.1. A	CS Extended Capability Header (Offset 00h)	546
	CS Capability Register (Offset 04h)	
	CS Control Register (Offset 06h)	
	gress Control Vector (Offset 08h)	
	EXPRESS ROOT COMPLEX EVENT COLLECTOR ENDPOINT ASSOCIATION	
CAPABILITY		551
7.17.1. R	oot Complex Event Collector Endpoint Association Enhanced Capability	
Header		551
7.17.2. A	ssociation Bitmap for Root Complex Integrated Endpoints	552
	LTI-FUNCTION VIRTUAL CHANNEL CAPABILITY	
7.18.1. M	IFVC Enhanced Capability Header	553
7.18.2. P	ort VC Capability Register 1	554
	ort VC Capability Register 2	
	ort VC Control Register	
7.18.5. P	ort VC Status Register	558
7.18.6. V	C Resource Capability Register	558
7.18.7. V	C Resource Control Register	560
7.18.8. V	C Resource Status Register	562
	C Arbitration Table	
7.18.10.	Function Arbitration Table	
7.19. VEN	NDOR-SPECIFIC CAPABILITY	
	endor-Specific Enhanced Capability Header (Offset 00h)	
	endor-Specific Header (Offset 04h)	
	RB HEADER CAPABILITY	
	CRB Header Enhanced Capability Header (Offset 00h)	

7.20.2.	Vendor ID (Offset 04h) and Device ID (Offset 06h)	569
7.20.3.	RCRB Capabilities (Offset 08h)	
7.20.4.	RCRB Control (Offset 0Ch)	570
A. ISOCH	RONOUS APPLICATIONS	571
A.1. In	TRODUCTION	571
A.2. Iso	OCHRONOUS CONTRACT AND CONTRACT PARAMETERS	573
A.2.1.	Isochronous Time Period and Isochronous Virtual Timeslot	574
A.2.2.	Isochronous Payload Size	575
A.2.3.	Isochronous Bandwidth Allocation	575
A.2.4.	Isochronous Transaction Latency	576
A.2.5.	An Example Illustrating Isochronous Parameters	577
A.3. Iso	OCHRONOUS TRANSACTION RULES	
A.4. TR	ANSACTION ORDERING	578
A.5. Iso	OCHRONOUS DATA COHERENCY	578
A.6. FL	OW CONTROL	579
A.7. Co	ONSIDERATIONS FOR BANDWIDTH ALLOCATION	579
A.7.1.	Isochronous Bandwidth of PCI Express Links	579
A.7.2.	Isochronous Bandwidth of Endpoints	579
A.7.3.	Isochronous Bandwidth of Switches	579
A.7.4.	Isochronous Bandwidth of Root Complex	580
A.8. Co	ONSIDERATIONS FOR PCI EXPRESS COMPONENTS	580
A.8.1.	An Endpoint as a Requester	580
A.8.2.	An Endpoint as a Completer	580
A.8.3.	Switches	581
A.8.4.	Root Complex	582
B. SYMBO	OL ENCODING	583
C. PHYSIC	CAL LAYER APPENDIX	593
C.1. DA	ATA SCRAMBLING	593
D. REQUI	EST DEPENDENCIES	599
ACKNOWI	.EDGEMENTS	603

# Figures

FIGURE 1-1: PCI EXPRESS LINK	33
FIGURE 1-2: EXAMPLE TOPOLOGY	35
FIGURE 1-3: LOGICAL BLOCK DIAGRAM OF A SWITCH	39
FIGURE 1-4: HIGH-LEVEL LAYERING DIAGRAM	41
FIGURE 1-5: PACKET FLOW THROUGH THE LAYERS	42
FIGURE 2-1: LAYERING DIAGRAM HIGHLIGHTING THE TRANSACTION LAYER	47
FIGURE 2-2: SERIAL VIEW OF A TLP	
FIGURE 2-3: GENERIC TLP FORMAT	50
FIGURE 2-4: FIELDS PRESENT IN ALL TLPS	
Figure 2-5: 64-bit Address Routing	
FIGURE 2-6: 32-BIT ADDRESS ROUTING	
FIGURE 2-7: ID ROUTING WITH 4 DW HEADER	
FIGURE 2-8: ID ROUTING WITH 3 DW HEADER	
FIGURE 2-9: LOCATION OF BYTE ENABLES IN TLP HEADER	
FIGURE 2-10: TRANSACTION DESCRIPTOR	
FIGURE 2-11: TRANSACTION ID	
FIGURE 2-12: ATTRIBUTES FIELD OF TRANSACTION DESCRIPTOR	
FIGURE 2-13: REQUEST HEADER FORMAT FOR 64-BIT ADDRESSING OF MEMORY	
FIGURE 2-14: REQUEST HEADER FORMAT FOR 32-BIT ADDRESSING OF MEMORY	
FIGURE 2-15: REQUEST HEADER FORMAT FOR I/O TRANSACTIONS	
FIGURE 2-16: REQUEST HEADER FORMAT FOR CONFIGURATION TRANSACTIONS	
FIGURE 2-17: MESSAGE REQUEST HEADER	
FIGURE 2-18: HEADER FOR VENDOR-DEFINED MESSAGES	
FIGURE 2-19: COMPLETION HEADER FORMAT	
FIGURE 2-20: COMPLETER ID	
FIGURE 2-21: FLOWCHART FOR HANDLING OF RECEIVED TLPS	
FIGURE 2-22: FLOWCHART FOR SWITCH HANDLING OF TLPS	
FIGURE 2-23: FLOWCHART FOR HANDLING OF RECEIVED REQUEST	
FIGURE 2-24: VIRTUAL CHANNEL CONCEPT – AN ILLUSTRATION	
FIGURE 2-25: VIRTUAL CHANNEL CONCEPT – SWITCH INTERNALS (UPSTREAM FLOW)	
FIGURE 2-26: AN EXAMPLE OF TC/VC CONFIGURATIONS	
FIGURE 2-27: RELATIONSHIP BETWEEN REQUESTER AND ULTIMATE COMPLETER	
FIGURE 2-28: CALCULATION OF 32-BIT ECRC FOR TLP END TO END DATA INTEGRITY	
PROTECTION	
FIGURE 3-1: LAYERING DIAGRAM HIGHLIGHTING THE DATA LINK LAYER	
FIGURE 3-2: DATA LINK CONTROL AND MANAGEMENT STATE MACHINE	
FIGURE 3-3: VC0 FLOW CONTROL INITIALIZATION EXAMPLE	
FIGURE 3-4: DLLP TYPE AND CRC FIELDS	
FIGURE 3-5: DATA LINK LAYER PACKET FORMAT FOR ACK AND NAK	
FIGURE 3-6: DATA LINK LAYER PACKET FORMAT FOR INITFC1	
FIGURE 3-7: DATA LINK LAYER PACKET FORMAT FOR INITFC2	
FIGURE 3-8: DATA LINK LAYER PACKET FORMAT FOR UPDATEFC	
FIGURE 3-9: PM DATA LINK LAYER PACKET FORMAT	145

FIGURE 3-10: VENDOR SPECIFIC DATA LINK LAYER PACKET FORMAT	145
FIGURE 3-11: DIAGRAM OF CRC CALCULATION FOR DLLPS	146
FIGURE 3-12: TLP WITH LCRC AND SEQUENCE NUMBER APPLIED	147
FIGURE 3-13: TLP FOLLOWING APPLICATION OF SEQUENCE NUMBER AND RESERVED BITS	149
FIGURE 3-14: CALCULATION OF LCRC	151
FIGURE 3-15: RECEIVED DLLP ERROR CHECK FLOWCHART	157
FIGURE 3-16: ACK/NAK DLLP PROCESSING FLOWCHART	
FIGURE 3-17: RECEIVE DATA LINK LAYER HANDLING OF TLPS	162
FIGURE 4-1: LAYERING DIAGRAM HIGHLIGHTING PHYSICAL LAYER	167
FIGURE 4-2: CHARACTER TO SYMBOL MAPPING	168
FIGURE 4-3: BIT TRANSMISSION ORDER ON PHYSICAL LANES - X1 EXAMPLE	169
FIGURE 4-4: BIT TRANSMISSION ORDER ON PHYSICAL LANES - X4 EXAMPLE	169
FIGURE 4-5: TLP WITH FRAMING SYMBOLS APPLIED	172
FIGURE 4-6: DLLP WITH FRAMING SYMBOLS APPLIED	173
FIGURE 4-7: FRAMED TLP ON A X1 LINK	173
FIGURE 4-8: FRAMED TLP ON A X2 LINK	174
FIGURE 4-9: FRAMED TLP ON A X4 LINK	174
FIGURE 4-10: LFSR WITH SCRAMBLING POLYNOMIAL	176
FIGURE 4-11: MAIN STATE DIAGRAM FOR LINK TRAINING AND STATUS STATE MACHINE	194
FIGURE 4-12: DETECT SUBSTATE MACHINE	196
FIGURE 4-13: POLLING SUBSTATE MACHINE	201
FIGURE 4-14: CONFIGURATION SUBSTATE MACHINE	214
FIGURE 4-15: RECOVERY SUBSTATE MACHINE	223
FIGURE 4-16: LOS SUBSTATE MACHINE	228
FIGURE 4-17: L1 SUBSTATE MACHINE	230
FIGURE 4-18: L2 SUBSTATE MACHINE	231
FIGURE 4-19: LOOPBACK SUBSTATE MACHINE	236
FIGURE 4-20: TRANSMITTER, CHANNEL, AND RECEIVER BOUNDARIES	242
FIGURE 4-21: PLOT OF TRANSMITTER HPF FILTER FUNCTIONS	245
FIGURE 4-22: TRANSMITTER MARGINING VOLTAGE LEVELS AND CODES	246
FIGURE 4-23: REQUIRED SETUP FOR CHARACTERIZING A 5.0 GT/s TRANSMITTER	250
FIGURE 4-24: ALLOWABLE SETUP FOR CHARACTERIZING A 2.5 GT/s TRANSMITTER	
FIGURE 4-25: SINGLE-ENDED AND DIFFERENTIAL LEVELS.	252
FIGURE 4-26: FULL SWING SIGNALING VOLTAGE PARAMETERS SHOWING -6 DB DE-EMPHASIS	
FIGURE 4-27: LOW SWING TX PARAMETERS	253
FIGURE 4-28: RISE AND FALL TIME DEFINITIONS	254
FIGURE 4-29: MINIMUM PULSE WIDTH DEFINITION	254
FIGURE 4-30: FULL SWING TX PARAMETERS SHOWING DE-EMPHASIS	255
FIGURE 4-31: MEASURING FULL SWING/DE-EMPHASIZED VOLTAGES FROM EYE DIAGRAM	256
FIGURE 4-32: ALGORITHM TO REMOVE DE-EMPHASIS INDUCED JITTER	257
FIGURE 4-33: EXAMPLE OF DE-EMPHASIS JITTER REMOVAL	257
FIGURE 4-34: TX PACKAGE PLUS DIE RETURN LOSS S <sub>11</sub>	
FIGURE 4-35: SETUP FOR CALIBRATING RECEIVER TEST CIRCUIT INTO A REFERENCE LOAD	
FIGURE 4-36: SETUP FOR TESTING RECEIVER	
FIGURE 4-37: CALIBRATION CHANNEL VALIDATION	
FIGURE 4-38: CALIBRATION CHANNEL SHOWING TMIN, PHILSE	264

Figure 4-39: Calibration Channel $ S_{11} $ Plot with Tolerance Limits	265
FIGURE 4-40: RECEIVER RETURN LOSS MASK FOR 5.0 GT/S	269
FIGURE 4-41: RECEIVER EYE MARGINS	270
FIGURE 4-42: SIGNAL AT RECEIVER REFERENCE LOAD SHOWING MIN/MAX SWING	271
FIGURE 4-43: EXIT FROM IDLE VOLTAGE AND TIME MARGINS	272
FIGURE 4-44: A 30 KHZ BEACON SIGNALING THROUGH A 75 NF CAPACITOR	277
FIGURE 4-45: BEACON, WHICH INCLUDES A 2-NS PULSE THROUGH A 75 NF CAPACITOR	277
FIGURE 4-46: SIMULATION ENVIRONMENT FOR CHARACTERIZING CHANNEL	280
FIGURE 4-47: EXTRACTING EYE MARGINS FROM CHANNEL SIMULATION RESULTS	283
FIGURE 4-48: MULTI-SEGMENT CHANNEL EXAMPLE	284
FIGURE 4-49: COMMON REFCLK RX ARCHITECTURE	286
FIGURE 4-50: REFCLK TRANSPORT DELAY PATHS FOR A COMMON REFCLK RX ARCHITECTURE	287
FIGURE 4-51: DATA DRIVING ARCHITECTURE	289
FIGURE 4-52: REFCLK TEST SETUP	291
FIGURE 4-53: SEPARATE REFCLK ARCHITECTURE	292
FIGURE 5-1: LINK POWER MANAGEMENT STATE FLOW DIAGRAM	297
FIGURE 5-2: ENTRY INTO THE L1 LINK STATE	304
FIGURE 5-3: EXIT FROM L1 LINK STATE INITIATED BY UPSTREAM COMPONENT	307
FIGURE 5-4: CONCEPTUAL DIAGRAMS SHOWING TWO EXAMPLE CASES OF WAKE# ROUTING.	310
FIGURE 5-5: A CONCEPTUAL PME CONTROL STATE MACHINE	314
FIGURE 5-6: L1 TRANSITION SEQUENCE ENDING WITH A REJECTION (LOS ENABLED)	324
FIGURE 5-7: L1 SUCCESSFUL TRANSITION SEQUENCE	325
FIGURE 5-8: EXAMPLE OF L1 EXIT LATENCY COMPUTATION	326
Figure 6-1: Error Classification	341
FIGURE 6-2: FLOWCHART SHOWING SEQUENCE OF DEVICE ERROR SIGNALING AND LOGGING	
OPERATIONS	353
FIGURE 6-3: PSEUDO LOGIC DIAGRAM FOR ERROR MESSAGE CONTROLS	354
FIGURE 6-4: TC FILTERING EXAMPLE	362
FIGURE 6-5: TC TO VC MAPPING EXAMPLE	362
FIGURE 6-6: AN EXAMPLE OF TRAFFIC FLOW ILLUSTRATING INGRESS AND EGRESS	364
FIGURE 6-7: AN EXAMPLE OF DIFFERENTIATED TRAFFIC FLOW THROUGH A SWITCH	364
FIGURE 6-8: SWITCH ARBITRATION STRUCTURE	365
FIGURE 6-9: VC ID AND PRIORITY ORDER – AN EXAMPLE	367
FIGURE 6-10: MULTI-FUNCTION ARBITRATION MODEL	370
FIGURE 6-11: ROOT COMPLEX REPRESENTED AS A SINGLE COMPONENT	401
FIGURE 6-12: ROOT COMPLEX REPRESENTED AS MULTIPLE COMPONENTS	402
FIGURE 7-1: PCI EXPRESS ROOT COMPLEX DEVICE MAPPING	414
FIGURE 7-2: PCI EXPRESS SWITCH DEVICE MAPPING	414
FIGURE 7-3: PCI EXPRESS CONFIGURATION SPACE LAYOUT	415
FIGURE 7-4: COMMON CONFIGURATION SPACE HEADER	426
FIGURE 7-5: TYPE 0 CONFIGURATION SPACE HEADER	433
FIGURE 7-6: TYPE 1 CONFIGURATION SPACE HEADER	434
FIGURE 7-7: POWER MANAGEMENT CAPABILITIES REGISTER	
FIGURE 7-8: POWER MANAGEMENT STATUS/CONTROL REGISTER	439
FIGURE 7-9: PCI EXPRESS CAPABILITY STRUCTURE	
FIGURE 7-10: PCI EXPRESS CAPABILITY LIST REGISTER	441

FIGURE 7-11: PCI EXPRESS CAPABILITIES REGISTER	442
FIGURE 7-12: DEVICE CAPABILITIES REGISTER	444
FIGURE 7-13: DEVICE CONTROL REGISTER	449
FIGURE 7-14: DEVICE STATUS REGISTER	456
FIGURE 7-15: LINK CAPABILITIES REGISTER	458
FIGURE 7-16: LINK CONTROL REGISTER	462
FIGURE 7-17: LINK STATUS REGISTER	469
FIGURE 7-18: SLOT CAPABILITIES REGISTER	472
FIGURE 7-19: SLOT CONTROL REGISTER	474
Figure 7-20: Slot Status Register	478
FIGURE 7-21: ROOT CONTROL REGISTER	480
FIGURE 7-22: ROOT CAPABILITIES REGISTER	482
FIGURE 7-23: ROOT STATUS REGISTER	482
FIGURE 7-24: DEVICE CAPABILITIES 2 REGISTER	483
FIGURE 7-25: DEVICE CONTROL 2 REGISTER	485
FIGURE 7-26: LINK CONTROL 2 REGISTER	487
FIGURE 7-27: LINK STATUS 2 REGISTER	492
FIGURE 7-28: PCI EXPRESS EXTENDED CONFIGURATION SPACE LAYOUT	493
FIGURE 7-29: PCI EXPRESS ENHANCED CAPABILITY HEADER	494
FIGURE 7-30: PCI EXPRESS ADVANCED ERROR REPORTING EXTENDED CAPABILITY S	STRUCTURE
	495
FIGURE 7-31: ADVANCED ERROR REPORTING ENHANCED CAPABILITY HEADER	496
FIGURE 7-32: UNCORRECTABLE ERROR STATUS REGISTER	497
FIGURE 7-33: UNCORRECTABLE ERROR MASK REGISTER	498
FIGURE 7-34: UNCORRECTABLE ERROR SEVERITY REGISTER	499
FIGURE 7-35: CORRECTABLE ERROR STATUS REGISTER	501
FIGURE 7-36: CORRECTABLE ERROR MASK REGISTER	502
FIGURE 7-37: ADVANCED ERROR CAPABILITIES AND CONTROL REGISTER	503
Figure 7-38: Header Log Register	504
FIGURE 7-39: ROOT ERROR COMMAND REGISTER	505
FIGURE 7-40: ROOT ERROR STATUS REGISTER	507
FIGURE 7-41: ERROR SOURCE IDENTIFICATION REGISTER	509
FIGURE 7-42: PCI EXPRESS VIRTUAL CHANNEL CAPABILITY STRUCTURE	511
FIGURE 7-43: VIRTUAL CHANNEL ENHANCED CAPABILITY HEADER	512
FIGURE 7-44: PORT VC CAPABILITY REGISTER 1	513
FIGURE 7-45: PORT VC CAPABILITY REGISTER 2	514
FIGURE 7-46: PORT VC CONTROL REGISTER	515
FIGURE 7-47: PORT VC STATUS REGISTER	516
FIGURE 7-48: VC RESOURCE CAPABILITY REGISTER	517
FIGURE 7-49: VC RESOURCE CONTROL REGISTER	519
FIGURE 7-50: VC RESOURCE STATUS REGISTER	
FIGURE 7-51: EXAMPLE VC ARBITRATION TABLE WITH 32 PHASES	
FIGURE 7-52: EXAMPLE PORT ARBITRATION TABLE WITH 128 PHASES AND 2-BIT TAB	BLE ENTRIES
FIGURE 7-53: PCI EXPRESS DEVICE SERIAL NUMBER CAPABILITY STRUCTURE	525
FIGURE 7-54: DEVICE SERIAL NUMBER ENHANCED CAPABILITY HEADER	526

FIGURE 7-55: SERIAL NUMBER REGISTER	. 527
FIGURE 7-56: PCI EXPRESS ROOT COMPLEX LINK DECLARATION CAPABILITY	. 529
FIGURE 7-57: ROOT COMPLEX LINK DECLARATION ENHANCED CAPABILITY HEADER	. 529
FIGURE 7-58: ELEMENT SELF DESCRIPTION REGISTER	. 530
Figure 7-59: Link Entry	. 531
FIGURE 7-60: LINK DESCRIPTION REGISTER	. 532
FIGURE 7-61: LINK ADDRESS FOR LINK TYPE 0	. 533
FIGURE 7-62: LINK ADDRESS FOR LINK TYPE 1	. 534
FIGURE 7-63: ROOT COMPLEX INTERNAL LINK CONTROL CAPABILITY	. 535
FIGURE 7-64: ROOT INTERNAL LINK CONTROL ENHANCED CAPABILITY HEADER	. 535
FIGURE 7-65: ROOT COMPLEX LINK CAPABILITIES REGISTER	. 536
FIGURE 7-66: ROOT COMPLEX LINK CONTROL REGISTER	. 538
FIGURE 7-67: ROOT COMPLEX LINK STATUS REGISTER	. 540
FIGURE 7-68: PCI EXPRESS POWER BUDGETING CAPABILITY STRUCTURE	. 541
FIGURE 7-69: POWER BUDGETING ENHANCED CAPABILITY HEADER	. 541
FIGURE 7-70: POWER BUDGETING DATA REGISTER	. 543
FIGURE 7-71: POWER BUDGET CAPABILITY REGISTER	. 545
FIGURE 7-72: ACS EXTENDED CAPABILITY	. 545
FIGURE 7-73: ACS EXTENDED CAPABILITY HEADER	. 546
FIGURE 7-74: ACS CAPABILITY REGISTER.	. 546
FIGURE 7-75: ACS CONTROL REGISTER	. 548
Figure 7-76: Egress Control Vector Register	. 550
FIGURE 7-77: ROOT COMPLEX EVENT COLLECTOR ENDPOINT ASSOCIATION CAPABILITY	. 551
FIGURE 7-78: ROOT COMPLEX EVENT COLLECTOR ENDPOINT ASSOCIATION ENHANCED	
CAPABILITY HEADER	. 551
FIGURE 7-79: PCI EXPRESS MFVC CAPABILITY STRUCTURE	. 553
FIGURE 7-80: MFVC ENHANCED CAPABILITY HEADER	. 553
FIGURE 7-81: PORT VC CAPABILITY REGISTER 1	. 554
FIGURE 7-82: PORT VC CAPABILITY REGISTER 2	. 556
FIGURE 7-83: PORT VC CONTROL REGISTER	. 557
FIGURE 7-84: PORT VC STATUS REGISTER	. 558
FIGURE 7-85: VC RESOURCE CAPABILITY REGISTER	. 558
FIGURE 7-86: VC RESOURCE CONTROL REGISTER	. 560
FIGURE 7-87: VC RESOURCE STATUS REGISTER	. 562
FIGURE 7-88: PCI EXPRESS VSEC STRUCTURE	. 565
FIGURE 7-89: VENDOR-SPECIFIC ENHANCED CAPABILITY HEADER	. 566
FIGURE 7-90: VENDOR-SPECIFIC HEADER	. 567
FIGURE 7-91: ROOT COMPLEX FEATURES CAPABILITY STRUCTURE	. 568
FIGURE 7-92: RCRB HEADER ENHANCED CAPABILITY HEADER	. 568
FIGURE 7-93: VENDOR ID AND DEVICE ID	. 569
FIGURE 7-94: RCRB CAPABILITIES	. 570
FIGURE 7-95: RCRB CONTROL	. 570
FIGURE A-1: AN EXAMPLE SHOWING ENDPOINT-TO-ROOT-COMPLEX AND PEER-TO-PEER	
COMMUNICATION MODELS	. 572
FIGURE A-2: TWO BASIC BANDWIDTH RESOURCING PROBLEMS: OVER-SUBSCRIPTION AND	
Congestion	. 573

FIGURE A-3: A SIMPLIFIED EXAMPLE	Illustrating PCI Express 1	ISOCHRONOUS PARAMETERS
		578
FIGURE C-1: SCRAMBLING SPECTRUM	FOR DATA VALUE OF 0	597

# Tables

TABLE 2-1: TRANSACTION TYPES FOR DIFFERENT ADDRESS SPACES	48
Table 2-2: Fmt[1:0] Field Values	52
TABLE 2-3: FMT[1:0] AND TYPE[4:0] FIELD ENCODINGS	53
TABLE 2-4: LENGTH[9:0] FIELD ENCODING	
TABLE 2-5: ADDRESS TYPE (AT) FIELD ENCODINGS	57
TABLE 2-6: ADDRESS FIELD MAPPING	
TABLE 2-7: HEADER FIELD LOCATIONS FOR ID ROUTING	58
TABLE 2-8: BYTE ENABLES LOCATION AND CORRESPONDENCE	60
Table 2-9: Ordering Attributes	64
TABLE 2-10: CACHE COHERENCY MANAGEMENT ATTRIBUTE	65
TABLE 2-11: DEFINITION OF TC FIELD ENCODINGS	65
Table 2-12: Message Routing	70
TABLE 2-13: INTX MECHANISM MESSAGES	71
TABLE 2-14: BRIDGE MAPPING FOR INTX VIRTUAL WIRES	73
Table 2-15: Power Management Messages	74
Table 2-16: Error Signaling Messages	75
Table 2-17 Unlock Message	
Table 2-18: Set_Slot_Power_Limit Message	76
Table 2-19: Vendor_Defined Messages	78
Table 2-20: Ignored Messages	79
TABLE 2-21: COMPLETION STATUS FIELD VALUES	81
TABLE 2-22: CALCULATING BYTE COUNT FROM LENGTH AND BYTE ENABLES	95
TABLE 2-23: CALCULATING LOWER ADDRESS FROM 1 <sup>ST</sup> DW BE	96
Table 2-24: Ordering Rules Summary Table	101
TABLE 2-25: TC TO VC MAPPING EXAMPLE	109
Table 2-26: Flow Control Credit Types	
TABLE 2-27: TLP FLOW CONTROL CREDIT CONSUMPTION	
Table 2-28: Minimum Initial Flow Control Advertisements	
TABLE 2-29: UPDATEFC TRANSMISSION LATENCY GUIDELINES FOR 2.5 GT/S MODE OPERAT	
BY LINK WIDTH AND MAX PAYLOAD (SYMBOL TIMES)	
TABLE 2-30: UPDATEFC TRANSMISSION LATENCY GUIDELINES FOR 5.0 GT/S MODE OPERAT	
BY LINK WIDTH AND MAX PAYLOAD (SYMBOL TIMES)	
TABLE 2-31: MAPPING OF BITS INTO ECRC FIELD	124
TABLE 3-1: DLLP TYPE ENCODINGS	
TABLE 3-2: MAPPING OF BITS INTO CRC FIELD	
TABLE 3-3: MAPPING OF BITS INTO LCRC FIELD	
TABLE 3-4: UNADJUSTED REPLAY_TIMER LIMITS FOR 2.5 GT/S MODE OPERATION BY LIN	
WIDTH AND MAX_PAYLOAD_SIZE (SYMBOL TIMES) TOLERANCE: -0%/+100%	
TABLE 3-5: UNADJUSTED REPLAY_TIMER LIMITS FOR 5.0 GT/S MODE OPERATION BY LIN	
WIDTH AND MAX_PAYLOAD_SIZE (SYMBOL TIMES) TOLERANCE: -0%/+100%	155
TABLE 3-6: ACK TRANSMISSION LATENCY LIMIT AND ACKFACTOR FOR 2.5 GT/S MODE	
OPERATION BY LINK WIDTH AND MAY PAVI OAD (SYMBOL TIMES)	165

TABLE 3-7: ACK TRANSMISSION LATENCY LIMIT AND ACKFACTOR FOR 5.0 GT/s MODE	
OPERATION BY LINK WIDTH AND MAX PAYLOAD (SYMBOL TIMES)	165
TABLE 4-1: SPECIAL SYMBOLS	170
Table 4-2: TS1 Ordered Set	177
Table 4-3: TS2 Ordered Set	179
TABLE 4-4: ELECTRICAL IDLE ORDERED SET (EIOS)	181
TABLE 4-5: ELECTRICAL IDLE EXIT SEQUENCE ORDERED SET (EIEOS) FOR DATA RATES	
Greater Than 2.5 GT/s)	182
TABLE 4-6: ELECTRICAL IDLE INFERENCE CONDITIONS	183
TABLE 4-7: LINK STATUS MAPPED TO THE LTSSM	192
Table 4-8: PCI Express 2.5 GT/s / 5.0 GT/s Interoperability Matrix	241
TABLE 4-9: 2.5 AND 5.0 GT/S TRANSMITTER SPECIFICATIONS	247
TABLE 4-10: 5.0 GT/s Limits for Common Refclk Rx Architecture	262
TABLE 4-11: 5.0 GT/s TOLERANCING LIMITS FOR DATA CLOCKED RX ARCHITECTURE	263
TABLE 4-12: 2.5 AND 5.0 GT/S RECEIVER SPECIFICATIONS	265
TABLE 4-13: WORST CASE TX CORNERS FOR CHANNEL SIMULATION	281
TABLE 4-14: FILTERING FUNCTIONS APPLIED TO REFCLK MEASUREMENTS	286
TABLE 4-15: DIFFERENCE FUNCTION PARAMETERS APPLIED TO REFCLK MEASUREMENT	288
TABLE 4-16: REFCLK PARAMETERS FOR COMMON REFCLK RX ARCHITECTURE AT 5.0 GT/s	288
TABLE 4-17: PLL PARAMETERS FOR DATA CLOCKED RX ARCHITECTURE	290
TABLE 4-18: REFCLK PARAMETERS FOR DATA CLOCKED RX ARCHITECTURE	290
TABLE 5-1: SUMMARY OF PCI EXPRESS LINK POWER MANAGEMENT STATES	298
TABLE 5-2: RELATION BETWEEN POWER MANAGEMENT STATES OF LINK AND COMPONENTS	303
TABLE 5-3: ENCODING OF THE ASPM SUPPORT FIELD	327
TABLE 5-4: DESCRIPTION OF THE SLOT CLOCK CONFIGURATION BIT	328
TABLE 5-5: DESCRIPTION OF THE COMMON CLOCK CONFIGURATION BIT	
TABLE 5-6: ENCODING OF THE LOS EXIT LATENCY FIELD	328
TABLE 5-7: ENCODING OF THE L1 EXIT LATENCY FIELD	329
TABLE 5-8: ENCODING OF THE ENDPOINT LOS ACCEPTABLE LATENCY FIELD	329
TABLE 5-9: ENCODING OF THE ENDPOINT L1 ACCEPTABLE LATENCY FIELD	329
TABLE 5-10: ENCODING OF THE ASPM CONTROL FIELD	330
TABLE 5-11: POWER MANAGEMENT SYSTEM MESSAGES AND DLLPS	332
TABLE 6-1: ERROR MESSAGES	343
TABLE 6-2: PHYSICAL LAYER ERROR LIST	355
TABLE 6-3: DATA LINK LAYER ERROR LIST	355
TABLE 6-4: TRANSACTION LAYER ERROR LIST	356
TABLE 6-5: ELEMENTS OF HOT-PLUG	385
TABLE 6-6: ATTENTION INDICATOR STATES	386
TABLE 6-7: POWER INDICATOR STATES	387
TABLE 6-8: ACS P2P REQUEST REDIRECT AND ACS P2P EGRESS CONTROL INTERACTIONS	409
TABLE 7-1: ENHANCED CONFIGURATION ADDRESS MAPPING	417
TABLE 7-2: REGISTER AND REGISTER BIT-FIELD TYPES	424
TABLE 7-3: COMMAND REGISTER	427
Table 7-4: Status Register	
TABLE 7-5: SECONDARY STATUS REGISTER	
TABLE 7-6: BRIDGE CONTROL REGISTER	

TABLE 7-7: POWER MANAGEMENT CAPABILITIES REGISTER ADDED REQUIREMENTS	438
Table 7-8: Power Management Status/Control Register Added Requirements	439
TABLE 7-9: PCI EXPRESS CAPABILITY LIST REGISTER	442
TABLE 7-10: PCI EXPRESS CAPABILITIES REGISTER	442
TABLE 7-11: DEVICE CAPABILITIES REGISTER	445
TABLE 7-12: DEVICE CONTROL REGISTER	450
TABLE 7-13: DEVICE STATUS REGISTER	456
TABLE 7-14: LINK CAPABILITIES REGISTER	458
TABLE 7-15: LINK CONTROL REGISTER	463
TABLE 7-16: LINK STATUS REGISTER	469
TABLE 7-17: SLOT CAPABILITIES REGISTER	472
TABLE 7-18: SLOT CONTROL REGISTER	475
TABLE 7-19: SLOT STATUS REGISTER	478
TABLE 7-20: ROOT CONTROL REGISTER	480
TABLE 7-21: ROOT CAPABILITIES REGISTER	482
TABLE 7-22: ROOT STATUS REGISTER	483
TABLE 7-23: DEVICE CAPABILITIES 2 REGISTER	484
TABLE 7-24: DEVICE CONTROL 2 REGISTER	486
TABLE 7-25: LINK CONTROL 2 REGISTER	488
TABLE 7-26: LINK STATUS 2 REGISTER	492
TABLE 7-27: PCI EXPRESS ENHANCED CAPABILITY HEADER	494
TABLE 7-28: ADVANCED ERROR REPORTING ENHANCED CAPABILITY HEADER	496
TABLE 7-29: UNCORRECTABLE ERROR STATUS REGISTER	497
TABLE 7-30: UNCORRECTABLE ERROR MASK REGISTER	498
TABLE 7-31: UNCORRECTABLE ERROR SEVERITY REGISTER	500
TABLE 7-32: CORRECTABLE ERROR STATUS REGISTER	501
TABLE 7-33: CORRECTABLE ERROR MASK REGISTER	502
TABLE 7-34: ADVANCED ERROR CAPABILITIES AND CONTROL REGISTER	503
TABLE 7-35: HEADER LOG REGISTER	504
TABLE 7-36: ROOT ERROR COMMAND REGISTER	505
TABLE 7-37: ROOT ERROR STATUS REGISTER	507
TABLE 7-38: ERROR SOURCE IDENTIFICATION REGISTER	509
TABLE 7-39: VIRTUAL CHANNEL ENHANCED CAPABILITY HEADER	512
TABLE 7-40: PORT VC CAPABILITY REGISTER 1	
TABLE 7-41: PORT VC CAPABILITY REGISTER 2	515
TABLE 7-42: PORT VC CONTROL REGISTER	516
TABLE 7-43: PORT VC STATUS REGISTER	517
TABLE 7-44: VC RESOURCE CAPABILITY REGISTER	518
TABLE 7-45: VC RESOURCE CONTROL REGISTER	519
TABLE 7-46: VC RESOURCE STATUS REGISTER	522
TABLE 7-47: DEFINITION OF THE 4-BIT ENTRIES IN THE VC ARBITRATION TABLE	523
TABLE 7-48: LENGTH OF THE VC ARBITRATION TABLE	523
TABLE 7-49: LENGTH OF PORT ARBITRATION TABLE	525
TABLE 7-50: DEVICE SERIAL NUMBER ENHANCED CAPABILITY HEADER	
TABLE 7-51: SERIAL NUMBER REGISTER	
TABLE 7-52: ROOT COMPLEX LINK DECLARATION ENHANCED CAPABILITY HEADER	

TABLE 7-53: ELEMENT SELF DESCRIPTION REGISTER	531
TABLE 7-54: LINK DESCRIPTION REGISTER	532
TABLE 7-55: LINK ADDRESS FOR LINK TYPE 1	534
TABLE 7-56: ROOT COMPLEX INTERNAL LINK CONTROL ENHANCED CAPABILITY HEADER	536
TABLE 7-57: ROOT COMPLEX LINK CAPABILITIES REGISTER	537
TABLE 7-58: ROOT COMPLEX LINK CONTROL REGISTER	539
TABLE 7-59: ROOT COMPLEX LINK STATUS REGISTER	540
TABLE 7-60: POWER BUDGETING ENHANCED CAPABILITY HEADER	542
Table 7-61: Power Budgeting Data Register	543
TABLE 7-62: POWER BUDGET CAPABILITY REGISTER	545
TABLE 7-63: ACS EXTENDED CAPABILITY HEADER	546
TABLE 7-64: ACS CAPABILITY REGISTER.	547
TABLE 7-65: ACS CONTROL REGISTER	548
Table 7-66: Egress Control Vector	550
TABLE 7-67: ROOT COMPLEX EVENT COLLECTOR ENDPOINT ASSOCIATION ENHANCED	
Capability Header	
TABLE 7-68: MFVC ENHANCED CAPABILITY HEADER	
TABLE 7-69: PORT VC CAPABILITY REGISTER 1	
TABLE 7-70: PORT VC CAPABILITY REGISTER 2	556
TABLE 7-71: PORT VC CONTROL REGISTER	
TABLE 7-72: PORT VC STATUS REGISTER	
TABLE 7-73: VC RESOURCE CAPABILITY REGISTER	559
TABLE 7-74: VC RESOURCE CONTROL REGISTER	
TABLE 7-75: VC RESOURCE STATUS REGISTER	
TABLE 7-76: LENGTH OF FUNCTION ARBITRATION TABLE	564
TABLE 7-77: VENDOR-SPECIFIC ENHANCED CAPABILITY HEADER	
TABLE 7-78: VENDOR-SPECIFIC HEADER	
TABLE 7-79: RCRB HEADER ENHANCED CAPABILITY HEADER	
TABLE 7-80: VENDOR ID AND DEVICE ID.	
TABLE 7-81: RCRB CAPABILITIES	
TABLE 7-82: RCRB CONTROL	
TABLE A-1: ISOCHRONOUS BANDWIDTH RANGES AND GRANULARITIES	
TABLE B-1: 8B/10B DATA SYMBOL CODES	583
TARLE B-2: 8R/10R SPECIAL CHARACTER SYMBOL CODES	591

# Objective of the Specification

This specification describes the PCI Express® architecture, interconnect attributes, fabric management, and the programming interface required to design and build systems and peripherals that are compliant with the PCI Express Specification.

The goal is to enable such devices from different vendors to inter-operate in an open architecture. The specification is intended as an enhancement to the PCI<sup>™</sup> architecture spanning multiple market segments; Clients (Desktops and Mobile), Servers (Standard and Enterprise), and Embedded and Communication devices. The specification allows system OEMs and peripheral developers adequate room for product versatility and market differentiation without the burden of carrying obsolete interfaces or losing compatibility.

# **Document Organization**

5

20

- The PCI Express Specification is organized as a base specification and a set of companion documents. At this time, the PCI Express Base Specification and the PCI Express Card Electromechanical Specification are being published. As the PCI Express definition evolves, other companion documents will be published.
- The *PCI Express Base Specification* contains the technical details of the architecture, protocol, Link Layer, Physical Layer, and software interface. The *PCI Express Base Specification* is applicable to all variants of PCI Express.
  - The PCI Express Card Electromechanical Specification focuses on information necessary to implementing an evolutionary strategy with the current PCI desktop/server mechanicals as well as electricals. The mechanical chapters of the specification contain a definition of evolutionary PCI Express card edge connectors while the electrical chapters cover auxiliary signals, power delivery, and the adapter interconnect electrical budget.

## **Documentation Conventions**

## Capitalization

Some terms are capitalized to distinguish their definition in the context of this document from their common English meaning. Words not capitalized have their common English meaning. When terms such as "memory write" or "memory read" appear completely in lower case, they include all transactions of that type.

Register names and the names of fields and bits in registers and headers are presented with the first letter capitalized and the remainder in lower case.

## Numbers and Number Bases

Hexadecimal numbers are written with a lower case "h" suffix, e.g., FFFh and 80h. Hexadecimal numbers larger than four digits are represented with a space dividing each group of four digits, as in 1E FFFF FFFh. Binary numbers are written with a lower case "b" suffix, e.g., 1001b and 10b. Binary numbers larger than four digits are written with a space dividing each group of four digits, as in 1000 0101 0010b.

All other numbers are decimal.

#### Implementation Notes

Implementation Notes should not be considered to be part of this specification. They are included for clarification and illustration only.

# Terms and Acronyms

8b/10b The data encoding scheme<sup>1</sup> used in the PCI Express Physical Layer.

Access Control

Services, ACS A set of capabilities and control registers used to implement access control over

routing within a PCI Express component.

ACS Violation An error that applies to a Posted or Non-Posted Request when the Completer

detects an access control violation.

adapter Used generically to refer to an add-in card or module.

advertise (Credits) Used in the context of Flow Control, the act of a Receiver sending information

regarding its Flow Control Credit availability.

AER Advanced Error Reporting (see Section 7.10)

asserted The active logical state of a conceptual or actual signal.

attribute Transaction handling preferences indicated by specified Packet header bits and

fields (for example, non-snoop).

Beacon An optional 30 kHz–500 MHz in-band signal used to exit the L2 Link power

management state. One of two defined mechanisms for waking up a Link in L2

(see also wakeup).

Bridge One of several defined System Elements. A Function that virtually or actually

connects a PCI/PCI-X segment or PCI Express Port with an internal component interconnect or with another PCI/PCI-X bus segment or PCI Express Port. A virtual *Bridge* in a Root Complex or Switch must use the software configuration

interface described in this specification.

by-1, x1 A Link or Port with one Physical Lane. by-8, x8 A Link or Port with eight Physical Lanes.

by-N, xN A Link with "N" Physical Lanes.

Character An 8-bit quantity treated as an atomic entity; a byte.

Clear A bit is Clear when its value is 0b.

cold reset A Fundamental Reset following the application of power.

Completer The Function that terminates or "completes" a given Request, and generates a

Completion if appropriate. Generally the Function targeted by the Request serves as the Completer. For cases when an uncorrectable error prevents the Request from reaching its targeted Function, the Function that detects and

handles the error serves as the Completer.

Completer Abort, CA 1. A status that applies to a posted or non-posted Request that the Completer is

permanently unable to complete successfully, due to a violation of the

Completer's programming model or to an unrecoverable error associated with the Completer. 2. A status indication returned with a Completion for a non-posted

Request that suffered a Completer Abort at the Completer.

<sup>&</sup>lt;sup>1</sup> IBM Journal of Research and Development, Vol. 27, #5, September 1983 "A DC-Balanced, Partitioned-Block 8B/10B Transmission Code" by Widmer and Franaszek.

Completer ID The combination of a Completer's Bus Number, Device Number, and Function

Number that uniquely identifies the Completer of the Request.

Completion A Packet used to terminate, or to partially terminate, a transaction sequence. A

Completion always corresponds to a preceding Request, and, in some cases,

includes data.

component A physical device (a single package).

Configuration Space One of the four address spaces within the PCI Express architecture. Packets

with a Configuration Space address are used to configure a Function within a

device

conventional PCI Behavior or features that conform to the PCI Local Bus Specification.

Revision 3.0.

Conventional Reset A Hot, Warm, or Cold reset. Distinct from Function Level Reset (FLR).

Data Link Layer The intermediate Layer that is between the Transaction Layer and the Physical

Layer.

Data Link Layer Packet,

DLLP A Packet generated in the Data Link Layer to support Link management

functions.

data payload Information following the header in some packets that is destined for

consumption by the targeted Function receiving the Packet (for example, Write

Requests or Read Completions).

deasserted The inactive logical state of a conceptual or actual signal.

device 1. A physical or logical entity that performs a specific type of I/O. 2. A

component on either end of a PCI Express Link. 3. A common imprecise synonym for Function, particularly when a device has a single Function.

Device A collection of one or more Functions identified by common Bus Number and

Device Number.

DFT Design for Testability.

Downstream 1. The relative position of an interconnect/System Element (Port/component)

that is farther from the Root Complex. The Ports on a Switch that are not the Upstream Port are *Downstream* Ports. All Ports on a Root Complex are *Downstream* Ports. The *Downstream* component on a Link is the component farther from the Root Complex. 2. A direction of information flow where the

information is flowing away from the Root Complex.

DWORD, DW Four bytes. Used in the context of a data payload, the 4 bytes of data must be

on a naturally aligned 4-byte boundary (the least significant 2 bits of the byte

address are 00b).

Egress Port The transmitting Port; that is, the Port that sends outgoing traffic.

Electrical Idle The state of the output driver in which both lines, D+ and D-, are driven to the DC

common mode voltage.

Endpoint One of several defined System Elements. A Function that has a Type 00h

Configuration Space header.

error detection Mechanisms that determine that an error exists, either by the first agent to

discover the error (e.g., Malformed TLP) or by the recipient of a signaled error

(e.g., receiver of a poisoned TLP).

error logging A detector setting one or more bits in architected registers based on the

detection of an error. The detector might be the original discoverer of an error or

a recipient of a signaled error.

error reporting In a broad context, the general notification of errors. In the context of the Device

Control register, sending an Error Message. In the context of the Root Error Command register, signaling an interrupt as a result of receiving an Error

Message.

error signaling One agent notifying another agent of an error either by (1) sending an Error

Message, (2) sending a Completion with UR/CA Status, or (3) poisoning a TLP.

Flow Control The method for communicating receive buffer status from a Receiver to a

Transmitter to prevent receive buffer overflow and allow Transmitter compliance

with ordering rules.

FCP or

Flow Control Packet A DLLP used to send Flow Control information from the Transaction Layer in one

component to the Transaction Layer in another component.

Function An addressable entity in Configuration Space associated with a single Function

Number. May be used to refer to one Function of a multi-Function device, or to

the only Function in a single-Function device.

FLR or

Function Level Reset A mechanism for resetting a specific Endpoint Function (see Section 6.6.2).

Fundamental Reset A hardware mechanism for setting or returning all Port states to the initial

conditions specified in this document (see Section 6.6).

header A set of fields that appear at the front of a Packet that contain the information

required to determine the characteristics and purpose of the Packet.

Hierarchy The tree structured PCI Express I/O interconnect topology.

hierarchy domain The part of a Hierarchy originating from a single Root Port.

Host Bridge The part of a Root Complex that connects a host CPU or CPUs to a Hierarchy.

in-band signaling A method for signaling events and conditions using the Link between two

components, as opposed to the use of separate physical (sideband) signals. All mechanisms defined in this document can be implemented using *in-band signaling*, although in some form factors sideband signaling may be used

instead.

Ingress Port Receiving Port; that is, the Port that accepts incoming traffic.

I/O Space One of the four address spaces of the PCI Express architecture. Identical to the

I/O Space defined in the PCI Local Bus Specification, Revision 3.0.

isochronous Data associated with time-sensitive applications, such as audio or video

applications.

invariant A field of a TLP header that contains a value that cannot legally be modified as

the TLP flows through the PCI Express fabric.

Lane A set of differential signal pairs, one pair for transmission and one pair for

reception. A by-N Link is composed of N Lanes.

Layer A unit of distinction applied to this specification to help clarify the behavior of key

elements. The use of the term *Layer* does not imply a specific implementation.

Link The collection of two Ports and their interconnecting Lanes. A *Link* is a dual-

simplex communications path between two components.

The logical connection among a collection of Devices that have the same Bus Logical Bus

Number in Configuration Space.

Logical Idle A period of one or more Symbol Times when no information (TLPs, DLLPs, or

any special Symbol) is being transmitted or received. Unlike Electrical Idle,

during Logical Idle the idle Symbol is being transmitted and received.

Malformed Packet A TLP that violates specific TLP formation rules as defined in this specification.

Memory Space One of the four address spaces of the PCI Express architecture. Identical to the

Memory Space defined in PCI 3.0.

Message A TLP used to communicate information outside of the Memory, I/O, and

Configuration Spaces.

Message Signaled Interrupt (MSI/MSI-X)

Two similar but separate mechanisms that enable a Function to request service by writing a system-specified DWORD of data to a system-specified address using a Memory Write Request. Compared to MSI, MSI-X supports a larger maximum number of vectors and independent message address and data for

each vector.

Message Space One of the four address spaces of the PCI Express architecture.

naturally aligned A data payload with a starting address equal to an integer multiple of a power of

two, usually a specific power of two. For example, 64-byte naturally aligned

means the least significant 6 bits of the byte address are 00 0000b.

P2P Peer-to-peer.

A fundamental unit of information transfer consisting of a header that, in some **Packet** 

cases, is followed by a data payload.

PCI bus The PCI Local Bus, as specified in the PCI Local Bus Specification, Revision 3.0

and the PCI-X Addendum to the PCI Local Bus Specification, Revision 2.0.

The software model necessary to initialize, discover, configure, and use a PCI PCI Software Model

> device, as specified in the PCI Local Bus Specification, Revision 3.0, the PCI-X Addendum to the PCI Local Bus Specification, Revision 2.0, and the PCI BIOS

Specification.

Phantom Function Number, PFN

An unclaimed Function Number that may be used to expand the number of outstanding transaction identifiers by logically combining the PFN with the Tag

identifier to create a unique transaction identifier.

Physical Lane See Lane.

Physical Layer The Layer that directly interacts with the communication medium between two

components.

1. Logically, an interface between a component and a PCI Express Link. 2. Port

Physically, a group of Transmitters and Receivers located on the same chip that

define a Link.

Parts per Million. Applied to frequency, the difference, in millionths of a Hertz, ppm

between a stated ideal frequency, and the measured long-term average of a

frequency.

Quality of Service,

QoS Attributes affecting the bandwidth, latency, jitter, relative priority, etc., for

differentiated classes of traffic.

QWORD, QW Eight bytes. Used in the context of a data payload, the 8 bytes of data must be

on a naturally aligned 8-byte boundary (the least significant 3 bits of the address

are 000b).

Receiver The component that receives Packet information across a Link.

Receiving Port In the context of a specific TLP or DLLP, the Port that receives the Packet on a

given Link.

Reported Error An error subject to the logging and signaling requirements architecturally defined

in this document

Request A Packet used to initiate a transaction sequence. A Request includes operation

code and, in some cases, address and length, data, or other information.

Requester The Function that first introduces a transaction sequence into the PCI Express

domain.

Requester ID The combination of a Requester's Bus Number, Device Number, and Function

Number that uniquely identifies the Requester.

reserved The contents, states, or information are not defined at this time. Using any

reserved area (for example, packet header bit-fields, configuration register bits) is not permitted. Reserved register fields must be read only and must return 0 (all 0's for multi-bit fields) when read. Reserved encodings for register and packet fields must not be used. Any implementation dependence on a reserved field value or encoding will result in an implementation that is not PCI Express-compliant. The functionality of such an implementation cannot be guaranteed in

this or any future revision of this specification.

Root Complex, RC A defined System Element that includes a Host Bridge, zero or more Root

Complex Integrated Endpoints, zero or more Root Complex Event Collectors,

and one or more Root Ports.

Root Complex

Component A logical aggregation of Root Ports, Root Complex Register Blocks, and Root

Complex Integrated Endpoints.

Root Port A PCI Express Port on a Root Complex that maps a portion of the Hierarchy

through an associated virtual PCI-PCI Bridge.

Set A bit is Set when its value is 1b.

sideband signaling A method for signaling events and conditions using physical signals separate

from the signals forming the Link between two components. All mechanisms defined in this document can be implemented using in-band signaling, although

in some form factors sideband signaling may be used instead.

slot Used generically to refer to an add-in card slot or module bay.

Split Transaction A single logical transfer containing an initial transaction (the Request) terminated

at the target (the Completer), followed by one or more transactions initiated by

the Completer in response to the Request.

Switch A defined System Element that connects two or more Ports to allow Packets to

be routed from one Port to another. To configuration software, a Switch appears

as a collection of virtual PCI-to-PCI Bridges.

Symbol A 10-bit quantity produced as the result of 8b/10b encoding.

Symbol Time The period of time required to place a Symbol on a Lane (10 times the Unit

Interval).

System Element A defined Device or collection of devices that operate according to distinct sets of

rules. The following System Elements are defined: Root Complex, Endpoint,

Switch, and Bridge.

Tag A number assigned to a given Non-posted Request to distinguish Completions

for that Request from other Requests.

Transaction Descriptor

An element of a Packet header that, in addition to Address, Length, and Type,

describes the properties of the Transaction.

Transaction ID A component of the Transaction Descriptor including Requester ID and Tag.

Transaction Layer The Layer that operates at the level of transactions (for example, read, write).

Transaction Layer Packet,

TLP A Packet generated in the Transaction Layer to convey a Request or Completion.

transaction sequence A single Request and zero or more Completions associated with carrying out a

single logical transfer by a Requester.

Transceiver The physical Transmitter and Receiver pair on a single chip.

Transmitter The component sending Packet information across a Link.

Transmitting Port In the context of a specific TLP or DLLP, the Port that transmits the Packet on a

given Link.

Unit Interval, UI Given a data stream of a repeating pattern of alternating 1 and 0 values, the *Unit* 

*Interval* is the value measured by averaging the time interval between voltage transitions, over a time interval long enough to make all intentional frequency

modulation of the source clock negligible.

Unsupported Request,

UR 1. A status that applies to a posted or non-posted Request that specifies some

action or access to some space that is not supported by the Completer. 2. A status indication returned with a Completion for a non-posted Request that

suffered an Unsupported Request at the Completer.

Upstream 1. The relative position of an interconnect/System Element (Port/component)

that is closer to the Root Complex. The Port on a Switch that is closest topologically to the Root Complex is the *Upstream* Port. The Port on a

component that contains only Endpoint or Bridge Functions is an *Upstream* Port. The *Upstream* component on a Link is the component closer to the Root Complex. 2. A direction of information flow where the information is flowing

towards the Root Complex.

variant A field of a TLP header that contains a value that is subject to possible

modification according to the rules of this specification as the TLP flows through

the PCI Express fabric.

wakeup An optional mechanism used by a component to request the reapplication of

main power when in the L2 Link state. Two such mechanisms are defined: Beacon (using in-band signaling) and WAKE# (using sideband signaling).

warm reset A Fundamental Reset without cycling the supplied power.

# Reference Documents

PCI Express Card Electromechanical Specification, Revision 2.0

PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0

PCI Express Mini Card Electromechanical Specification, Revision 1.1

PCI Local Bus Specification, Revision 3.0

PCI-X Addendum to the PCI Local Bus Specification, Revision 2.0

PCI Hot-Plug Specification, Revision 1.1

PCI Standard Hot-Plug Controller and Subsystem Specification, Revision 1.0

PCI-to-PCI Bridge Architecture Specification, Revision 1.2

PCI Bus Power Management Interface Specification, Revision 1.2

Advanced Configuration and Power Interface Specification, Revision 3.0b

Guidelines for 64-bit Global Identifier (EUI-64) Registration Authority



## 1. Introduction

This chapter presents an overview of the PCI Express architecture and key concepts. PCI Express is a high performance, general purpose I/O interconnect defined for a wide variety of future computing and communication platforms. Key PCI attributes, such as its usage model, load-store architecture, and software interfaces, are maintained, whereas its parallel bus implementation is replaced by a highly scalable, fully serial interface. PCI Express takes advantage of recent advances in point-to-point interconnects, Switch-based technology, and packetized protocol to deliver new levels of performance and features. Power Management, Quality Of Service (QoS), Hot-Plug/Hot-Swap support, Data Integrity, and Error Handling are among some of the advanced features supported by PCI Express.

## 1.1. A Third Generation I/O Interconnect

The high-level requirements for this third generation I/O interconnect are as follow	10
--	----

- ☐ Supports multiple market segments and emerging applications:
  - Unifying I/O architecture for desktop, mobile, workstation, server, communications platforms, and embedded devices
- ☐ Ability to deliver low cost, high volume solutions:
  - Cost at or below PCI cost structure at the system level
- ☐ Support multiple platform interconnect usages:
  - Chip-to-chip, board-to-board via connector or cabling
- ☐ New mechanical form factors:

15

• Mobile, PCI-like form factor and modular, cartridge form factor

## ☐ PCI compatible software model:

- Ability to enumerate and configure PCI Express hardware using PCI system configuration software implementations with no modifications
- Ability to boot existing operating systems with no modifications
- Ability to support existing I/O device drivers with no modifications
- Ability to configure/enable new PCI Express functionality by adopting the PCI configuration paradigm

#### ☐ Performance:

5

10

15

20

25

- Low-overhead, low-latency communications to maximize application payload bandwidth and Link efficiency
- High-bandwidth per pin to minimize pin count per device and connector interface
- Scalable performance via aggregated Lanes and signaling frequency

#### ☐ Advanced features:

- Comprehend different data types and ordering rules
- Power management and budgeting
  - ♦ Ability to identify power management capabilities of a given Function
  - ♦ Ability to transition a Function into a specific power state
  - ♦ Ability to receive notification of the current power state of a Function
  - ♦ Ability to generate a request to wakeup from a power-off state of the main power supply
  - ♦ Ability to sequence device power-up to allow graceful platform policy in power budgeting.
- Ability to support differentiated services, i.e., different qualities of service (QoS)
  - ♦ Ability to have dedicated Link resources per QoS data flow to improve fabric efficiency and effective application-level performance in the face of head-of-line blocking
  - ♦ Ability to configure fabric QoS arbitration policies within every component
  - ♦ Ability to tag end-to-end QoS with each packet
  - ♦ Ability to create end-to-end isochronous (time-based, injection rate control) solutions

32

- Hot-Plug and Hot-Swap support
  - ♦ Ability to support existing PCI Hot-Plug and Hot-Swap solutions
  - ♦ Ability to support native Hot-Plug and Hot-Swap solutions (no sideband signals required)
  - ♦ Ability to support a unified software model for all form factors
- Data Integrity
  - ♦ Ability to support Link-level data integrity for all types of transaction and Data Link packets
  - ♦ Ability to support end-to-end data integrity for high availability solutions
- Error Handling

10

15

20

- ♦ Ability to support PCI-level error handling
- ♦ Ability to support advanced error reporting and handling to improve fault isolation and recovery solutions
- Process Technology Independence
  - ♦ Ability to support different DC common mode voltages at Transmitter and Receiver
- Ease of Testing
  - ♦ Ability to test electrical compliance via simple connection to test equipment

## 1.2. PCI Express Link

A Link represents a dual-simplex communications channel between two components. The fundamental PCI Express Link consists of two, low-voltage, differentially driven signal pairs: a Transmit pair and a Receive pair as shown in Figure 1-1.




Figure 1-1: PCI Express Link

	Th	e primary Link attributes are:
		The basic Link – PCI Express Link consists of dual unidirectional differential Links, implemented as a Transmit pair and a Receive pair. A data clock is embedded using an encoding scheme (see Chapter 4) to achieve very high data rates.
5		Signaling rate – Once initialized, each Link must only operate at one of the supported signaling levels. For the first generation of PCI Express technology, there is only one signaling rate defined, which provides an effective 2.5 Gigabits/second/Lane/direction of raw bandwidth. The second generation provides an effective 5.0 Gigabits/second/Lane/direction of raw bandwidth. The data rate is expected to increase with technology advances in the future.
10		Lanes – A Link must support at least one Lane – each Lane represents a set of differential signal pairs (one pair for transmission, one pair for reception). To scale bandwidth, a Link may aggregate multiple Lanes denoted by xN where N may be any of the supported Link widths. An x8 Link represents an aggregate bandwidth of 20 Gigabits/second of raw bandwidth in each direction. This specification describes operations for x1, x2, x4, x8, x12, x16, and x32 Lane widths.
		Initialization – During hardware initialization, each PCI Express Link is set up following a negotiation of Lane widths and frequency of operation by the two agents at each end of the Link. No firmware or operating system software is involved.
20		Symmetry – Each Link must support a symmetric number of Lanes in each direction, i.e., a x16 Link indicates there are 16 differential signal pairs in each direction.

# 1.3. PCI Express Fabric Topology

A fabric is composed of point-to-point Links that interconnect a set of components – an example fabric topology is shown in Figure 1-2. This figure illustrates a single fabric instance referred to as a hierarchy – composed of a Root Complex (RC), multiple Endpoints (I/O devices), a Switch, and a PCI Express to PCI/PCI-X Bridge, all interconnected via PCI Express Links.




Figure 1-2: Example Topology

## 1.3.1. Root Complex

10

15

- A Root Complex (RC) denotes the root of an I/O hierarchy that connects the CPU/memory subsystem to the I/O.
  - As illustrated in Figure 1-2, a Root Complex may support one or more PCI Express Ports. Each interface defines a separate hierarchy domain. Each hierarchy domain may be composed of a single Endpoint or a sub-hierarchy containing one or more Switch components and Endpoints.
  - ☐ The capability to route peer-to-peer transactions between hierarchy domains through a Root Complex is optional and implementation dependent. For example, an implementation may incorporate a real or virtual Switch internally within the Root Complex to enable full peer-to-peer support in a software transparent way.
    - Unlike the rules for a Switch, a Root Complex is generally permitted to split a packet into smaller packets when routing transactions peer-to-peer between hierarchy domains (except as noted below), e.g., split a single packet with a 256-byte payload into two packets of 128 bytes payload each. The resulting packets are subject to the normal packet formation rules contained

in this specification (e.g., Max\_Payload\_Size, Read Completion Boundary, etc.). Component designers should note that splitting a packet into smaller packets may have negative performance consequences, especially for a transaction addressing a device behind a PCI Express to PCI/PCI-X bridge.

Exception: A Root Complex that supports peer-to-peer routing of Vendor\_Defined Messages is not permitted to split a Vendor\_Defined Message packet into smaller packets except at 128-byte boundaries (i.e., all resulting packets except the last must be an integral multiple of 128 bytes in length) in order to retain the ability to forward the Message across a PCI Express to PCI/PCI-X Bridge. Refer to the PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0 for additional information.

A Root Complex must support generation of configuration requests as a Requester.
A Root Complex is permitted to support the generation of I/O requests as a Requester.
A Root Complex must not support Lock semantics as a Completer.
A Root Complex is permitted to support generation of Locked Requests as a Requester.

## 1.3.2. Endpoints

Endpoint refers to a type of Function that can be the Requester or Completer of a PCI Express transaction either on its own behalf or on behalf of a distinct non-PCI Express device (other than a PCI device or Host CPU), e.g., a PCI Express attached graphics controller or a PCI Express-USB host controller. Endpoints are classified as either legacy, PCI Express, or Root Complex Integrated Endpoints.

## 1.3.2.1. Legacy Endpoint Rules

20	A Legacy Endpoint must be a Function with a Type 00h Configuration Space header.
	A Legacy Endpoint must support Configuration Requests as a Completer
	A Legacy Endpoint may support I/O Requests as a Completer.
	A Legacy Endpoint may generate I/O Requests.
25	A Legacy Endpoint may support Lock memory semantics as a Completer if that is required by the device's legacy software support requirements.
	A Legacy Endpoint must not issue a Locked Request.
	A Legacy Endpoint may implement Extended Configuration Space Capabilities, but such Capabilities may be ignored by software.
30	A Legacy Endpoint operating as the Requester of a Memory Transaction is not required to be capable of generating addresses 4 GB or greater.
	A Legacy Endpoint is required to support MSI or MSI-X or both if an interrupt resource is requested. If MSI is implemented, a Legacy Endpoint is permitted to support either the 32-bit or 64-bit Message Address version of the MSI Capability structure.

		A Legacy Endpoint is permitted to support 32-bit addressing for Base Address registers that request memory resources.			
		A Legacy Endpoint must appear within one of the hierarchy domains originated by the Root Complex.			
	1.	3.2.2. PCI Express Endpoint Rules			
5		A PCI Express Endpoint must be a Function with a Type 00h Configuration Space header.			
		A PCI Express Endpoint must support Configuration Requests as a Completer.			
		A PCI Express Endpoint must not depend on operating system allocation of I/O resources claimed through BAR(s).			
		A PCI Express Endpoint must not generate I/O Requests.			
10	A PCI Express Endpoint must not support Locked Requests as a Completer or generate the as a Requestor. PCI Express-compliant software drivers and applications must be written to prevent the use of lock semantics when accessing a PCI Express Endpoint.				
		A PCI Express Endpoint operating as the Requester of a Memory Transaction is required to be capable of generating addresses greater than 4 GB.			
15		A PCI Express Endpoint is required to support MSI or MSI-X or both if an interrupt resource is requested., If MSI is implemented, a PCI Express Endpoint must support the 64-bit Message Address version of the MSI Capability structure.			
20		A PCI Express Endpoint requesting memory resources through a BAR must set the BAR's Prefetchable bit unless the range contains locations with read side-effects or locations in which the Function does not tolerate write merging.			
		For a PCI Express Endpoint, 64-bit addressing must be supported for all BARs that have the prefetchable bit set. 32-bit addressing is permitted for all BARs that do not have the prefetchable bit set.			
		The minimum memory address range requested by a BAR is 128 bytes.			
25		A PCI Express Endpoint must appear within one of the hierarchy domains originated by the Root Complex.			
	1.	3.2.3. Root Complex Integrated Endpoint Rules			
		A Root Complex Integrated Endpoint is implemented on internal logic of Root Complexes that contains the Root Ports.			
30		A Root Complex Integrated Endpoint must be a Function with a Type 00h Configuration Space header.			
		A Root Complex Integrated Endpoint must support Configuration Requests as a Completer			
		A Root Complex Integrated Endpoint must not require I/O resources claimed through BAR(s).			
		A Root Complex Integrated Endpoint must not generate I/O Requests.			

### PCI EXPRESS BASE SPECIFICATION, REV. 2.0

	A Root Complex Integrated Endpoint must not support Locked Requests as a Completer or generate them as a Requestor. PCI Express-compliant software drivers and applications must be written to prevent the use of lock semantics when accessing a Root Complex Integrated Endpoint.
5	A Root Complex Integrated Endpoint operating as the Requester of a Memory Transaction is required to be capable of generating addresses equal to or greater than the Host is capable of handling as a Completer.
10	A Root Complex Integrated Endpoint is required to support MSI or MSI-X or both if an interrupt resource is requested. If MSI is implemented, a Root Complex Integrated Endpoint is permitted to support either the 32-bit or 64-bit Message Address version of the MSI Capability structure.
	A Root Complex Integrated Endpoint is permitted to support 32-bit addressing for Base Address registers that request memory resources.
15	A Root Complex Integrated Endpoint must not implement Link Capabilities/Status/Control registers in the PCI Express Extended Capability.
20	A Root Complex Integrated Endpoint must signal PME and error conditions through the same mechanisms used on PCI systems. If a Root Complex Event Collector is implemented, a Root Complex Integrated Endpoint may optionally signal PME and error conditions through a Root Complex Event Collector. In this case, a Root Complex Integrated Endpoint must be associated with exactly one Root Complex Event Collector.
	A Root Complex Integrated Endpoint does not implement Active State Power Management.
	A Root Complex Integrated Endpoint may not be hot-plugged independent of the Root Complex as a whole.
25	A Root Complex Integrated Endpoint must not appear in any of the hierarchy domains exposed by the Root Complex.
	A Root Complex Integrated Endpoint must not appear in Switches.

#### 1.3.3. Switch

5

10

15

A Switch is defined as a logical assembly of multiple virtual PCI-to-PCI Bridge devices as illustrated in Figure 1-3. All Switches are governed by the following base rules.




Figure 1-3: Logical Block Diagram of a Switch

- ☐ Switches appear to configuration software as two or more logical PCI-to-PCI Bridges.
- ☐ A Switch forwards transactions using PCI Bridge mechanisms; e.g., address based routing.
- ☐ Except as noted in this document, a Switch must forward all types of Transaction Layer Packets between any set of Ports.
  - ☐ Locked Requests must be supported as specified in Section 6.5. Switches are not required to support Downstream Ports as initiating Ports for Locked requests.
- ☐ Each enabled Switch Port must comply with the flow control specification within this document.
- A Switch is not allowed to split a packet into smaller packets, e.g., a single packet with a 256-byte payload must not be divided into two packets of 128 bytes payload each.
- Arbitration between Ingress Ports (inbound Link) of a Switch may be implemented using round robin or weighted round robin when contention occurs on the same Virtual Channel. This is described in more detail later within the specification.
- ☐ Endpoints (represented by Type 00h Configuration Space headers) must not appear to configuration software on the Switch's internal bus as peers of the virtual PCI-to-PCI Bridges representing the Switch Downstream Ports.

### 1.3.4. Root Complex Event Collector

	u	A Root Complex Event Collector provides support for terminating error and PME messages from Root Complex Integrated Endpoints.
		A Root Complex Event Collector must follow all rules for a Root Complex Integrated Endpoint.
5		A Root Complex Event Collector is not required to decode any memory or IO resources.
		A Root Complex Event Collector has the Base Class 08h, Sub-Class 06h and Programming Interface 00h.
		A Root Complex Event Collector resides on the same Logical Bus as the Root Complex Integrated Endpoints it supports.
10		A Root Complex Event Collector explicitly declares supported Root Complex Integrated Endpoints through the Root Complex Event Collector Endpoint Association Capability.
		Root Complex Event Collectors are optional.

# 1.3.5. PCI Express to PCI/PCI-X Bridge

A PCI Express to PCI/PCI-X Bridge provides a connection between a PCI Express fabric and a
PCI/PCI-X hierarchy.

PCI Express Port(s) of a PCI Express to PCI/PCI-X Bridge must comply with the requirements of this document.

# 1.4. PCI Express Fabric Topology Configuration

The PCI Express Configuration model supports two mechanisms:

PCI compatible configuration mechanism: The PCI compatible mechanism supports 100%
binary compatibility with PCI 3.0 or later operating systems and their corresponding bus
enumeration and configuration software.

☐ PCI Express enhanced configuration mechanism: The enhanced mechanism is provided to increase the size of available Configuration Space and to optimize access mechanisms.

Each PCI Express Link is mapped through a virtual PCI-to-PCI Bridge structure and has a logical PCI bus associated with it. The virtual PCI-to-PCI Bridge structure may be part of a PCI Express Root Complex Port, a Switch Upstream Port, or a Switch Downstream Port. A Root Port is a virtual PCI-to-PCI Bridge structure that originates a PCI Express hierarchy domain from a PCI Express Root Complex. Devices are mapped into Configuration Space such that each will respond to a particular Device Number.

20

# 1.5. PCI Express Layering Overview

This document specifies the architecture in terms of three discrete logical layers: the Transaction Layer, the Data Link Layer, and the Physical Layer. Each of these layers is divided into two sections: one that processes outbound (to be transmitted) information and one that processes inbound (received) information, as shown in Figure 1-4.

The fundamental goal of this layering definition is to facilitate the reader's understanding of the specification. Note that this layering does not imply a particular PCI Express implementation.




Figure 1-4: High-Level Layering Diagram

PCI Express uses packets to communicate information between components. Packets are formed in the Transaction and Data Link Layers to carry the information from the transmitting component to the receiving component. As the transmitted packets flow through the other layers, they are extended with additional information necessary to handle packets at those layers. At the receiving side the reverse process occurs and packets get transformed from their Physical Layer representation to the Data Link Layer representation and finally (for Transaction Layer Packets) to the form that can be processed by the Transaction Layer of the receiving device. Figure 1-5 shows the conceptual flow of transaction level packet information through the layers.

10




Figure 1-5: Packet Flow Through the Layers

Note that a simpler form of packet communication is supported between two Data Link Layers (connected to the same Link) for the purpose of Link management.

### 1.5.1. Transaction Layer

The upper Layer of the architecture is the Transaction Layer. The Transaction Layer's primary responsibility is the assembly and disassembly of Transaction Layer Packets (TLPs). TLPs are used to communicate transactions, such as read and write, as well as certain types of events. The Transaction Layer is also responsible for managing credit-based flow control for TLPs.

Every request packet requiring a response packet is implemented as a split transaction. Each packet has a unique identifier that enables response packets to be directed to the correct originator. The packet format supports different forms of addressing depending on the type of the transaction (Memory, I/O, Configuration, and Message). The Packets may also have attributes such as No Snoop and Relaxed Ordering.

The transaction Layer supports four address spaces: it includes the three PCI address spaces (memory, I/O, and configuration) and adds Message Space. This specification uses Message Space to support all prior sideband signals, such as interrupts, power-management requests, and so on, as in-band Message transactions. You could think of PCI Express Message transactions as "virtual wires" since their effect is to eliminate the wide array of sideband signals currently used in a platform implementation.

# 1.5.2. Data Link Layer

The middle Layer in the stack, the Data Link Layer, serves as an intermediate stage between the Transaction Layer and the Physical Layer. The primary responsibilities of the Data Link Layer include Link management and data integrity, including error detection and error correction.

The transmission side of the Data Link Layer accepts TLPs assembled by the Transaction Layer, calculates and applies a data protection code and TLP sequence number, and submits them to Physical Layer for transmission across the Link. The receiving Data Link Layer is responsible for checking the integrity of received TLPs and for submitting them to the Transaction Layer for further processing. On detection of TLP error(s), this Layer is responsible for requesting retransmission of TLPs until information is correctly received, or the Link is determined to have failed.

5

10

15

20

The Data Link Layer also generates and consumes packets that are used for Link management functions. To differentiate these packets from those used by the Transaction Layer (TLP), the term Data Link Layer Packet (DLLP) will be used when referring to packets that are generated and consumed at the Data Link Layer.

### 1.5.3. Physical Layer

The Physical Layer includes all circuitry for interface operation, including driver and input buffers, parallel-to-serial and serial-to-parallel conversion, PLL(s), and impedance matching circuitry. It includes also logical functions related to interface initialization and maintenance. The Physical Layer exchanges information with the Data Link Layer in an implementation-specific format. This Layer is responsible for converting information received from the Data Link Layer into an appropriate serialized format and transmitting it across the PCI Express Link at a frequency and width compatible with the device connected to the other side of the Link.

The PCI Express architecture has "hooks" to support future performance enhancements via speed upgrades and advanced encoding techniques. The future speeds, encoding techniques or media may only impact the Physical Layer definition.

# 1.5.4. Layer Functions and Services

### 1.5.4.1. Transaction Layer Services

The Transaction Layer, in the process of generating and receiving TLPs, exchanges Flow 0 information with its complementary Transaction Layer on the other side of the Link. It is responsible for supporting both software and hardware-initiated power management.			
	Initialization and configuration functions require the Transaction Layer to:		
	☐ Store Link configuration information generated by the processor or management device		
20	☐ Store Link capabilities generated by Physical Layer hardware negotiation of width and operational frequency		
	A Transaction Layer's Packet generation and processing services require it to:		
	☐ Generate TLPs from device core Requests		
	☐ Convert received Request TLPs into Requests for the device core		
25	☐ Convert received Completion Packets into a payload, or status information, deliverable to the core		
	☐ Detect unsupported TLPs and invoke appropriate mechanisms for handling them		
	☐ If end-to-end data integrity is supported, generate the end-to-end data integrity CRC and update the TLP header accordingly.		

	Flow control services:			
☐ The Transaction Layer tracks flow control credits for TLPs across the Link.				
	☐ Transaction credit status is periodically transmitted to the remote Transaction Layer using transport services of the Data Link Layer.			
5	☐ Remote Flow Control information is used to throttle TLP transmission.			
Ordering rules:				
	☐ PCI/PCI-X compliant producer consumer ordering model			
	☐ Extensions to support relaxed ordering			
	Power management services:			
10	☐ ACPI/PCI power management, as dictated by system software.			
	☐ Hardware-controlled autonomous power management minimizes power during full-on power states.			
	Virtual Channels and Traffic Class:			
15	☐ The combination of Virtual Channel mechanism and Traffic Class identification is provided to support differentiated services and QoS support for certain classes of applications.			
	☐ Virtual Channels: Virtual Channels provide a means to support multiple independent logical data flows over given common physical resources of the Link. Conceptually this involves multiplexing different data flows onto a single physical Link.			
20	Traffic Class: The Traffic Class is a Transaction Layer Packet label that is transmitted unmodified end-to-end through the fabric. At every service point (e.g., Switch) within the fabric, Traffic Class labels are used to apply appropriate servicing policies. Each Traffic Class label defines a unique ordering domain - no ordering guarantees are provided for packets that contain different Traffic Class labels.			
	1.5.4.2. Data Link Layer Services			
25	The Data Link Layer is responsible for reliably exchanging information with its counterpart on the opposite side of the Link.			
	Initialization and power management services:			
	☐ Accept power state Requests from the Transaction Layer and convey to the Physical Layer			
	☐ Convey active/reset/disconnected/power managed state to the Transaction Layer			
	Data protection, error checking, and retry services:			
30	☐ CRC generation			
	☐ Transmitted TLP storage for Data Link level retry			
	☐ Error checking			

	☐ TLP acknowledgment and retry Messages
	☐ Error indication for error reporting and logging
	1.5.4.3. Physical Layer Services
	Interface initialization, maintenance control, and status tracking:
	☐ Reset/Hot-Plug control/status
5	☐ Interconnect power management
	☐ Width and Lane mapping negotiation
	☐ Polarity reversal
	Symbol and special Ordered Set generation:
	■ 8b/10b encoding/decoding
10	☐ Embedded clock tuning and alignment
	Symbol transmission and alignment:
	☐ Transmission circuits
	☐ Reception circuits
	☐ Elastic buffer at receiving side
15	☐ Multi-Lane de-skew (for widths > x1) at receiving side
	System DFT support features
	1.5.4.4. Inter-Layer Interfaces
	1.5.4.4.1. Transaction/Data Link Interface
	The Transaction to Data Link interface provides:
	☐ Byte or multi-byte data to be sent across the Link
	• Local TLP-transfer handshake mechanism
20	TLP boundary information
	☐ Requested power state for the Link

	The Data Link to Transaction interface provides:				
	☐ Byte or multi-byte data received from the PCI Express Link				
	☐ TLP framing information for the received byte				
	☐ Actual power state for the Link				
5 Link status information					
	1.5.4.4.2. Data Link/Physical Interface				
The Data Link to Physical interface provides:					
	☐ Byte or multi-byte wide data to be sent across the Link				
	Data transfer handshake mechanism				
	TLP and DLLP boundary information for bytes				
10	☐ Requested power state for the Link				
The Physical to Data Link interface provides:					
	☐ Byte or multi-byte wide data received from the PCI Express Link				
	☐ TLP and DLLP framing information for data				
	☐ Indication of errors detected by the Physical Layer				
15	☐ Actual power state for the Link				
	☐ Connection status information				

2

# 2. Transaction Layer Specification

# 2.1. Transaction Layer Overview




Figure 2-1: Layering Diagram Highlighting the Transaction Layer

At a high level, the key aspects of the Transaction Layer are:

- ☐ A pipelined full split-transaction protocol
- ☐ Mechanisms for differentiating the ordering and processing requirements of Transaction Layer Packets (TLPs)
- ☐ Credit-based flow control
  - Optional support for data poisoning and end-to-end data integrity detection.

The Transaction Layer comprehends the following:

- ☐ TLP construction and processing
- Association of transaction-level mechanisms with device resources including:
  - Flow Control

5

- Virtual Channel management
- ☐ Rules for ordering and management of TLPs
  - PCI/PCI-X compatible ordering
  - Including Traffic Class differentiation

This chapter specifies the behaviors associated with the Transaction Layer.

# 2.1.1. Address Spaces, Transaction Types, and Usage

Transactions form the basis for information transfer between a Requester and Completer. Four address spaces are defined, and different Transaction types are defined, each with its own unique intended usage, as shown in Table 2-1.

**Address Space Transaction Types Basic Usage** Transfer data to/from a memory-mapped Memory Read location. Write I/O Read Transfer data to/from an I/O-mapped location Write Configuration Read Device Function configuration/setup Write From event signaling mechanism to general Message Baseline (including Vendorpurpose messaging defined)

Table 2-1: Transaction Types for Different Address Spaces

Details about the rules associated with usage of these address formats and the associated TLP formats are described later in this chapter.

### 2.1.1.1. Memory Transactions

Memory Transactions include the following types: ☐ Read Request/Completion ☐ Write Request Memory Transactions use two different address formats: ☐ Short Address Format: 32-bit address ☐ Long Address Format: 64-bit address 2.1.1.2. I/O Transactions PCI Express supports I/O Space for compatability with legacy devices which require their use. Future revisions of this specification are expected to deprecate the use of I/O Space. I/O Transactions include the following types: ☐ Read Request/Completion 10 ☐ Write Request/Completion I/O Transactions use a single address format: ☐ Short Address Format: 32-bit address 2.1.1.3. Configuration Transactions Configuration Transactions are used to access configuration registers of Functions within devices. Configuration Transactions include the following types: 15 ☐ Read Request/Completion ☐ Write Request/Completion

# 2.1.1.4. Message Transactions

25

The Message Transactions, or simply Messages, are used to support in-band communication of events between devices.

In addition to the specified Messages, PCI Express provides support for vendor-defined Messages using specified Message codes. The definition of specific vendor-defined Messages is outside the scope of this document.

This specification establishes a standard framework within which vendors can specify their own vendor-defined Messages tailored to fit the specific requirements of their platforms (see Sections 2.2.8.5 and 2.2.8.7).

Note that these vendor-defined Messages are not guaranteed to be interoperable with components from different vendors.

### 2.1.2. Packet Format Overview

Transactions consist of Requests and Completions, which are communicated using packets. Figure 2-2 shows a high level serialized view of a Transaction Layer Packet (TLP), consisting of a TLP header, a data payload (for some types of packets), and an optional TLP digest. Figure 2-3 shows a more detailed view of the TLP. The following sections of this chapter define the detailed structure of the packet headers and digest.




Figure 2-2: Serial View of a TLP

PCI Express conceptually transfers information as a serialized stream of bytes as shown in Figure 2-2. Note that at the byte level, information is transmitted/received over the interconnect with byte 0 being transmitted/received first. Refer to Section 4.2 for details on how individual bytes of the packet are encoded and transmitted over the physical media.

Detailed layouts of the TLP header and TLP digest (presented in generic form in Figure 2-3) are drawn with the lower numbered bytes on the left rather than on the right as has traditionally been depicted in other PCI specifications. The header layout is optimized for performance on a serialized interconnect, driven by the requirement that the most time critical information be transferred first. For example, within the TLP header, the most significant byte of the address field is transferred first so that it may be used for early address decode.




Figure 2-3: Generic TLP Format

Payload data within a TLP is depicted with the lowest addressed byte (byte J in Figure 2-3) shown to the upper left. Detailed layouts depicting data structure organization (such as the Configuration Space depictions in Chapter 7) retain the traditional PCI byte layout with the lowest addressed byte shown on the right. Regardless of depiction, all bytes are conceptually transmitted over the Link in increasing byte number order.

50

20

5

10

	Depending on the type of a packet, the header for that packet will include some of the following types of fields:
	☐ Format of the packet
	☐ Type of the packet
5	☐ Length for any associated data
	☐ Transaction Descriptor, including:
	Transaction ID
	• Attributes
	Traffic Class
10	☐ Address/routing information
	☐ Byte Enables
	☐ Message encoding
	☐ Completion status
	2.2. Transaction Layer Protocol - Packet
	Definition
15	PCI Express uses a packet based protocol to exchange information between the Transaction Layers of the two components communicating with each other over the Link. PCI Express supports the following basic transaction types: Memory, I/O, Configuration, and Messages. Two addressing formats for Memory Requests are supported: 32 bit and 64 bit.
20	Transactions are carried using Requests and Completions. Completions are used only where required, for example, to return read data, or to acknowledge Completion of I/O and Configuration Write Transactions. Completions are associated with their corresponding Requests by the value in the Transaction ID field of the Packet header.
25	All TLP fields marked Reserved (sometimes abbreviated as R) must be filled with all 0's when a TLI is formed. Values in such fields must be ignored by Receivers and forwarded unmodified by Switches. Note that for certain fields there are both specified and reserved values – the handling of reserved values in these cases is specified separately for each case.
	2.2.1. Common Packet Header Fields
	All Transaction Layer Packet (TLP) headers contain the following fields (see Figure 2-4):
	$\square$ Fmt[1:0] – Format of TLP (see Table 2-2) – bits 6:5 of byte 0
	$\Box$ Type[4:0] – Type of TLP – bits 4:0 of byte 0
	The Fmt and Type fields provide the information required to determine the size of the remaining

part of the header, and if the packet contains a data payload following the header. The Fmt, Type,

TD, and Length fields contain all information necessary to determine the overall size of the TLP itself. The Type field, in addition to defining the type of the TLP also determines how the TLP is routed by a Switch. Different types of TLPs are discussed in more detail in the following sections.


- Permitted Fmt[1:0] and Type[4:0] field values are shown in Table 2-3.
  - All other encodings are reserved.

5

10

15

- ☐ TC[2:0] Traffic Class (see Section 2.4.2) bits [6:4] of byte 1
- $\square$  Attr[1:0] Attributes (see Section 2.2.6.3) bits [5:4] of byte 2
- ☐ TD 1b indicates presence of TLP digest in the form of a single DW at the end of the TLP (see Section 2.2.3) bit 7 of byte 2
- $\square$  EP indicates the TLP is poisoned (see Section 2.7) bit 6 of byte 2
  - ☐ Length[9:0] Length of data payload in DW (see Table 2-4) bits 1:0 of byte 2 concatenated with bits 7:0 of byte 3
    - TLP data must be 4-byte naturally aligned and in increments of 4-byte Double Words (DW).
    - Reserved for TLPs that do not contain or refer to data payloads, including Cpl, CplLk, and Messages (except as specified)



OM14540A

Figure 2-4: Fields Present in All TLPs

Table 2-2: Fmt[1:0] Field Values

Fmt[1:0]	Corresponding TLP Format
00b	3 DW header, no data
01b	4 DW header, no data
10b	3 DW header, with data
11b	4 DW header, with data

Table 2-3: Fmt[1:0] and Type[4:0] Field Encodings

TLP Type	Fmt	Туре	Description
	[1:0] <sup>2</sup> (b)	[4:0] (b)	
MRd	00	0 0000	Memory Read Request
	01		
MRdLk	00	0 0001	Memory Read Request-Locked
	01		
MWr	10	0 0000	Memory Write Request
	11		
IORd	00	0 0010	I/O Read Request
IOWr	10	0 0010	I/O Write Request
CfgRd0	00	0 0100	Configuration Read Type 0
CfgWr0	10	0 0100	Configuration Write Type 0
CfgRd1	00	0 0101	Configuration Read Type 1
CfgWr1	10	0 0101	Configuration Write Type 1
TCfgRd	00	1 1011	Deprecated TLP Type <sup>3</sup>
TCfgWr	10	1 1011	Deprecated TLP Type <sup>3</sup>
Msg	01	1 Or <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	Message Request – The sub-field r[2:0] specifies the Message routing mechanism (see Table 2-12).
MsgD	11	1 Or <sub>2</sub> r <sub>1</sub> r <sub>0</sub>	Message Request with data payload – The sub-field r[2:0] specifies the Message routing mechanism (see Table 2-12).
СрІ	00	0 1010	Completion without Data – Used for I/O and Configuration Write Completions and Read Completions (I/O, Configuration, or Memory) with Completion Status other than Successful Completion.
CpID	10	0 1010	Completion with Data – Used for Memory, I/O, and Configuration Read Completions.
CplLk	00	0 1011	Completion for Locked Memory Read without Data – Used only in error case.
CplDLk	10	0 1011	Completion for Locked Memory Read – otherwise like CpID.
			All encodings not shown above are Reserved.

 $<sup>^2</sup>$  Requests with two Fmt[1:0] values shown can use either 32 bits (the first value) or 64 bits (the second value) Addressing Packet formats.

 $<sup>^3</sup>$  Deprecated TLP Types: previously used for TCS, which is no longer supported by this specification. If a Receiver does not implement TCS, the Receiver must treat such Requests as Malformed Packets.

Table 2-4: Length[9:0] Field Encoding

Length[9:0]	Corresponding TLP Data Payload Size
00 0000 0001b	1 DW
00 0000 0010b	2 DW
11 1111 1111b	1023 DW
00 0000 0000b	1024 DW

# 2.2.2. TLPs with Data Payloads - Rules

Length	is	specified	as an	integral	number	of DW
0						

- ☐ Length[9:0] is reserved for all Messages except those which explicitly refer to a Data Length
  - Refer to the Message Code tables in Section 2.2.8.
- ☐ The Transmitter of a TLP with a data payload must not allow the data payload length as given by the TLP's Length [] field to exceed the length specified by the value in the Max\_Payload\_Size field of the Transmitter's Device Control register taken as an integral number of DW (see Section 7.8.4).
  - For an Upstream Port associated with a multi-Function device whose Max\_Payload\_Size settings are identical across all Functions, a transmitted TLP's data payload must not exceed the common Max\_Payload\_Size setting.
  - For an Upstream Port associated with a multi-Function device whose Max\_Payload\_Size settings are not identical across all Functions, a transmitted TLP's data payload must not exceed a Max\_Payload\_Size setting whose determination is implementation specific.
    - ♦ Transmitter implementations are encouraged to use the Max\_Payload\_Size setting from the Function that generated the transaction, or else the smallest Max\_Payload\_Size setting across all Functions.
    - ♦ Software should not set the Max\_Payload\_Size in different Functions to different values unless software is aware of the specific implementation.
  - Note: Max\_Payload\_Size applies only to TLPs with data payloads; Memory Read Requests
    are not restricted in length by Max\_Payload\_Size. The size of the Memory Read Request is
    controlled by the Length field
  - ☐ The size of the data payload of a Received TLP as given by the TLP's Length [] field must not exceed the length specified by the value in the Max\_Payload\_Size field of the Receiver's Device Control register taken as an integral number of DW (see Section 7.8.4).
    - Receivers must check for violations of this rule. If a Receiver determines that a TLP violates this rule, the TLP is a Malformed TLP
      - ♦ This is a reported error associated with the Receiving Port (see Section 6.2)

5

10

15

20

- For an Upstream Port associated with a multi-Function device whose Max\_Payload\_Size settings are identical across all Functions, the Receiver is required to check the TLP's data payload size against the common Max\_Payload\_Size setting.
- For an Upstream Port associated with a multi-Function device whose Max\_Payload\_Size settings are not identical across all Functions, the Receiver is required to check the TLP's data payload against a Max\_Payload\_Size setting whose determination is implementation specific.
  - Receiver implementations are encouraged to use the Max Payload Size setting from the Function targeted by the transaction, or else the largest Max\_Payload\_Size setting across all Functions.
  - Software should not set the Max\_Payload\_Size in different Functions to different values unless software is aware of the specific implementation.
- ☐ For TLPs, that include data, the value in the Length field and the actual amount of data included in the TLP must match.
  - Receivers must check for violations of this rule. If a Receiver determines that a TLP violates this rule, the TLP is a Malformed TLP
    - ♦ This is a reported error associated with the Receiving Port (see Section 6.2)
- ☐ The value in the Length field applies only to data the TLP Digest is not included in the Length
- ☐ When a data payload is included in a TLP, the first byte of data following the header corresponds to the byte address closest to zero and the succeeding bytes are in increasing byte address sequence.
  - Example: For a 16-byte write to location 100h, the first byte following the header would be the byte to be written to location 100h, and the second byte would be written to location 101h, and so on, with the final byte written to location 10Fh.



5

15

20

25

# IMPLEMENTATION NOTE

### Maintaining Alignment in Data Payloads

Section 2.3.1.1 discusses rules for forming Read Completions respecting certain natural address boundaries. Memory Write performance can be significantly improved by respecting similar address boundaries in the formation of the Write Request. Specifically, forming Write Requests such that natural address boundaries of 64 or 128 bytes are respected will help to improve system performance.

# 2.2.3. TLP Digest Rules

5


- ☐ For any TLP, a value of 1b in the TD field indicates the presence of the TLP Digest field including an ECRC value at the end of the TLP
  - A TLP where the TD field value does not correspond with the observed size (accounting for the data payload, if present) is a Malformed TLP
    - ♦ This is a reported error associated with the Receiving Port (see Section 6.2)
- ☐ If an intermediate or ultimate PCI Express Receiver of the TLP does not support ECRC checking, the Receiver must ignore the TLP Digest
  - If the Receiver of the TLP supports ECRC checking, the Receiver interprets the value in the TLP Digest field as an ECRC value, according to the rules in Section 2.7.1

# 2.2.4. Routing and Addressing Rules

There are three principal mechanisms for TLP routing: address, ID, and implicit. This section defines the rules for the address and ID routing mechanisms. Implicit routing is used only with Message Requests, and is covered in Section 2.2.8.

### 2.2.4.1. Address Based Routing Rules

- ☐ Address routing is used with Memory and I/O Requests.
- Two address formats are specified, a 64-bit format used with a 4 DW header (see Figure 2-5) and a 32-bit format used with a 3 DW header (see Figure 2-6).



OM14544A

Figure 2-5: 64-bit Address Routing




Figure 2-6: 32-bit Address Routing

☐ For Memory Read Requests and Memory Write Requests, the Address Type (AT) field is encoded as shown in Table 2-5, with full descriptions contained in the *Address Translation Services Specification*, *Revision 1.0.* For all other Requests, the AT field is reserved.

Table 2-5: Address Type (AT) Field Encodings

AT Coding (b)	Description
00	Default/Untranslated
01	Translation Request
10	Translated
11	reserved

Address mapping to the TLP header is shown in Table 2-6.

Table 2-6: Address Field Mapping

Address Bits	32-bit Addressing	64-bit Addressing
63:56	Not Applicable	Bits 7:0 of Byte 8
55:47	Not Applicable	Bits 7:0 of Byte 9
47:40	Not Applicable	Bits 7:0 of Byte 10
39:32	Not Applicable	Bits 7:0 of Byte 11
31:24	Bits 7:0 of Byte 8	Bits 7:0 of Byte 12
23:16	Bits 7:0 of Byte 9	Bits 7:0 of Byte 13
15:8	Bits 7:0 of Byte 10	Bits 7:0 of Byte 14
7:2	Bits 7:2 of Byte 11	Bits 7:2 of Byte 15

- 5 Memory Read Requests and Memory Write Requests can use either format.
  - For Addresses below 4 GB, Requesters must use the 32-bit format. The behavior of the receiver is not specified if a 64-bit format request addressing below 4 GB (i.e., with the upper 32 bits of address all 0) is received.
  - ☐ I/O Read Requests and I/O Write Requests use the 32-bit format.
- 10 All agents must decode all address bits in the header address aliasing is not allowed.



5

10

# IMPLEMENTATION NOTE

### Prevention of Address Aliasing


For correct software operation, full address decoding is required even in systems where it may be known to the system hardware architect/designer that fewer than 64 bits of address are actually meaningful in the system.

#### ID Based Routing Rules 2.2.4.2.

- ☐ ID routing is used with Configuration Requests, optionally with Vendor\_Defined Messages (see Section 2.2.8.6), and with Completions
  - ☐ ID routing uses the Bus, Device, and Function Numbers to specify the destination for the TLP
    - Bus, Device, and Function Number to TLP header mapping is shown in Table 2-7
  - Two ID routing formats are specified, one used with a 4 DW header (see Figure 2-7) and one used with a 3 DW header (see Figure 2-8).
    - Header field locations are the same for both formats, and are given in Table 2-7


Table 2-7: Header Field Locations for ID Routing

Field	Header Location
Bus Number[7:0]	Bits 7:0 of Byte 8
Device Number[4:0]	Bits 7:3 of Byte 9
Function Number[2:0]	Bits 2:0 of Byte 9



OM14542A

Figure 2-7: ID Routing with 4 DW Header




OM14541A

Figure 2-8: ID Routing with 3 DW Header

# 2.2.5. First/Last DW Byte Enables Rules

Byte Enables are included with Memory, I/O, and Configuration Requests. This section defines the corresponding rules. Byte Enables, when present in the Request header, are located in byte 7 of the header (see Figure 2-9).



OM14545A

Figure 2-9: Location of Byte Enables in TLP Header

- The 1<sup>st</sup> DW BE[3:0] field contains Byte Enables for the first (or only) DW referenced by a Request.
  - If the Length field for a Request indicates a length of greater than 1 DW, this field must not equal 0000b.
  - ☐ The Last DW BE[3:0] field contains Byte Enables for the last DW of a Request.
    - If the Length field for a Request indicates a length of 1 DW, this field must equal 0000b.
    - If the Length field for a Request indicates a length of greater than 1 DW, this field must not equal 0000b.
  - ☐ For each bit of the Byte Enables fields:

10

- a value of 0b indicates that the corresponding byte of data must not be written or, if non-prefetchable, must not be read at the Completer.
- a value of 1b indicates that the corresponding byte of data must be written or read at the Completer.
- Non-contiguous Byte Enables (enabled bytes separated by non-enabled bytes) are permitted in the 1st DW BE field for all Requests with length of 1 DW.
  - Non-contiguous Byte Enable examples: 1010b, 0101b, 1001b, 1011b, 1101b

- □ Non-contiguous Byte Enables are permitted in both Byte Enables fields for QW aligned Memory Requests with length of 2 DW (1 QW).
- All non-QW aligned Memory Requests with length of 2 DW (1 QW) and Memory Requests with length of 3 DW or more must enable only bytes that are contiguous with the data between the first and last DW of the Request.
  - Contiguous Byte Enables examples:

5

15

1st DW BE: 1100b, Last DW BE: 0011b 1st DW BE: 1000b, Last DW BE: 0111b

Table 2-8 shows the correspondence between the bits of the Byte Enables fields, their location in the Request header, and the corresponding bytes of the referenced data.

**Byte Enables Header Location** Affected Data Byte<sup>4</sup> 1st DW BE[0] Bit 0 of Byte 7 Byte 0 Bit 1 of Byte 7 Byte 1 1st DW BE[1] Bit 2 of Byte 7 Byte 2 1st DW BE[2] 1st DW BE[3] Bit 3 of Byte 7 Byte 3 Last DW BE[0] Bit 4 of Byte 7 Byte N-4 Byte N-3 Last DW BE[1] Bit 5 of Byte 7 Last DW BE[2] Bit 6 of Byte 7 Byte N-2 Last DW BE[3] Bit 7 of Byte 7 Byte N-1

Table 2-8: Byte Enables Location and Correspondence

- A Write Request with a length of 1 DW with no bytes enabled is permitted, and has no effect at the Completer.
- ☐ If a Read Request of 1 DW specifies that no bytes are enabled to be read (1st DW BE[3:0] field = 0000b), the corresponding Completion must specify a Length of 1 DW, and include a data payload of 1 DW
  - The contents of the data payload within the Completion packet is unspecified and may be any value
- ☐ Receiver/Completer behavior is undefined for a TLP violating the Byte Enables rules specified in this section.
- Receivers may optionally check for violations of the Byte Enables rules specified in this section. If a Receiver implementing such checks determines that a TLP violates one or more Byte Enables rules, the TLP is a Malformed TLP
  - If Byte Enables rules are checked, a violation is a reported error associated with the Receiving Port (see Section 6.2)

<sup>&</sup>lt;sup>4</sup> Assuming the data referenced is N bytes in length (Byte 0 to Byte N-1). Note that last DW Byte Enables are used only if the data length is greater than one DW.



10

15

20

# IMPLEMENTATION NOTE

### Zero-Length Read

A Memory Read Request of 1 DW with no bytes enabled, or "zero-length Read," may be used by devices as a type of flush Request. For a Requester, the flush semantic allows a device to ensure that previously issued Posted Writes have been completed at their PCI Express destination. To be effective in all cases, the address for the zero-length Read must target the same device as the Posted Writes that are being flushed. One recommended approach is using the same address as one of the Posted Writes being flushed.

The flush semantic has wide application, and all Completers must implement the functionality associated with this semantic. Because a Requester may use the flush semantic without comprehending the characteristics of the Completer, Completers must ensure that zero-length reads do not have side-effects. This is really just a specific case of the rule that in a non-prefetchable space, non-enabled bytes must not be read at the Completer. Note that the flush applies only to traffic in the same Traffic Class as the zero-length Read.

#### Transaction Descriptor 2.2.6.

#### Overview 2.2.6.1.

The Transaction Descriptor is a mechanism for carrying Transaction information between the Requester and the Completer. Transaction Descriptors are composed of three fields:

- ☐ Transaction ID identifies outstanding Transactions
- ☐ Attributes field specifies characteristics of the Transaction
- ☐ Traffic Class (TC) field associates Transaction with type of required service

Figure 2-10 shows the fields of the Transaction Descriptor. Note that these fields are shown together to highlight their relationship as parts of a single logical entity. The fields are not contiguous in the packet header.




Figure 2-10: Transaction Descriptor

### 2.2.6.2. Transaction Descriptor - Transaction ID Field

The Transaction ID field consists of two major sub-fields: Requester ID and Tag as shown in Figure 2-11.




Figure 2-11: Transaction ID

- Tag[7:0] is a 8-bit field generated by each Requestor, and it must be unique for all outstanding Requests that require a Completion for that Requester
  - By default, the maximum number of outstanding Requests per Function shall be limited to 32, and only the lower 5 bits of the Tag field are used with the remaining upper 3 bits required to be 000b
  - If the Extended Tag Field Enable bit (see Section 7.8.4) is set, the maximum is increased to 256, and the entire Tag field is used
  - Receiver/Completer behavior is undefined if multiple Requests are issued non-unique Tag values
  - If Phantom Function Numbers are used to extend the number of outstanding requests, the combination of the Phantom Function Number and the Tag field must be unique for all outstanding Requests that require a Completion for that Requester.
- For Requests that do not require a Completion (Posted Requests), the value in the Tag[7:0] field is undefined and may contain any value. (Refer to Section 2.2.8.6 for exceptions to this rule for certain Vendor\_Defined Messages.)
  - For Posted Requests, the value in the Tag[7:0] field must not affect Receiver processing of the Request
- 20 Requester ID and Tag combined form a global identifier, i.e., Transaction ID for each Transaction within a Hierarchy.
  - ☐ Transaction ID is included with all Requests and Completions.
  - ☐ The Requester ID is a 16-bit value that is unique for every PCI Express Function within a Hierarchy.

5

	_	Write Requests completed by the Function and supply these numbers in the Bus and Device Number fields of the Requester ID for all Requests initiated by the Device/Function.
5		Exception: The assignment of Bus and Device Numbers to the Devices within a Root Complex, and Device Numbers to the Downstream Ports within a Switch, may be done in an implementation specific way.
		Note that the Bus Number and Device Number may be changed at run time, and so it is necessary to re-capture this information with each and every Configuration Write Request.
10		When generating Requests on their own behalf (for example, for error reporting), Switches must use the Requester ID associated with the primary side of the bridge logically associated with the Port (see Section 7.1) causing the Request generation.
		Prior to the initial Configuration Write to a Function, the Function is not permitted to initiate Non-Posted Requests (A valid Requester ID is required to properly route the resulting completions).
15		• Exception: Functions within a Root Complex are permitted to initiate Requests prior to software-initiated configuration for accesses to system boot device(s).
		Note that this rule and the exception are consistent with the existing PCI model for system initialization and configuration.
20		Each Function associated with a Device must be designed to respond to a unique Function Number for Configuration Requests addressing that Device.  Note: Each Device may contain up to eight Functions.
		A Switch must forward Requests without modifying the Transaction ID
		In some circumstances, a PCI Express to PCI/PCI-X Bridge is required to generate Transaction IDs for requests it forwards from a PCI or PCI-X bus.



# IMPLEMENTATION NOTE

### Increasing the Number of Outstanding Requests

To increase the maximum possible number of outstanding Requests requiring Completion beyond 256, a device may, if the Phantom Functions Enable bit is set (see Section 7.8.4), use Function Numbers not assigned to implemented Functions to logically extend the Tag identifier. For a single-Function device, this can allow up to an 8-fold increase in the maximum number of outstanding Requests.

Unclaimed Function Numbers are referred to as Phantom Function Numbers (PFN). 30

### 2.2.6.3. Transaction Descriptor - Attributes Field

The Attributes field is used to provide additional information that allows modification of the default handling of Transactions. These modifications apply to different aspects of handling the Transactions within the system, such as:

☐ Ordering

☐ Hardware coherency management (snoop)

Note that attributes are hints that allow for optimizations in the handling of traffic. Level of support is dependent on target applications of particular PCI Express peripherals and platform building blocks. Refer to PCI-X 2.0 for additional details regarding these attributes.




Figure 2-12: Attributes Field of Transaction Descriptor

### 2.2.6.4. Relaxed Ordering Attribute

Table 2-9 defines the states of the Relaxed Ordering attribute field. This attribute is discussed in Section 2.4.

Ordering
Attribute
(b)

Ordering Type
Ordering Model

Ordering Model

PCI Strongly Ordered Model

Relaxed Ordering
PCI-X Relaxed Ordering Model

Table 2-9: Ordering Attributes

This attribute is not applicable and must be set to 0b for Configuration Requests, I/O Requests, Memory Requests that are Message Signaled Interrupts, and Message Requests (except where specifically permitted).

### 2.2.6.5. No Snoop Attribute

Table 2-10 defines the states of the No Snoop attribute field. Note that the No Snoop attribute does not alter Transaction ordering.

Table 2-10: Cache Coherency Management Attribute

This attribute is not applicable and must be set to 0b for Configuration Requests, I/O Requests, Memory Requests that are Message Signaled Interrupts, and Message Requests (except where specifically permitted).

### 2.2.6.6. Transaction Descriptor - Traffic Class Field

The Traffic Class (TC) is a 3-bit field that allows differentiation of transactions into eight traffic classes.

Together with the PCI Express Virtual Channel support, the TC mechanism is a fundamental element for enabling differentiated traffic servicing. Every PCI Express Transaction Layer Packet uses TC information as an invariant label that is carried end to end within the PCI Express fabric. As the packet traverses across the fabric, this information is used at every Link and within each Switch element to make decisions with regards to proper servicing of the traffic. A key aspect of servicing is the routing of the packets based on their TC labels through corresponding Virtual Channels. Section 2.5 covers the details of the VC mechanism.

Table 2-11 defines the TC encodings.

5

10

15

Table 2-11: Definition of TC Field Encodings

TC Field Value (b)	Definition
000	TC0: Best Effort service class (General Purpose I/O)
	(Default TC – must be supported by every PCI Express device)
001 – 111	TC1-TC7: Differentiated service classes
	(Differentiation based on Weighted-Round-Robin and/or Priority)


It is up to the system software to determine TC labeling and TC/VC mapping in order to provide differentiated services that meet target platform requirements.

The concept of Traffic Class applies only within the PCI Express interconnect fabric. Specific requirements of how PCI Express TC service policies are translated into policies on non-PCI Express interconnects is outside of the scope of this specification.

# 2.2.7. Memory, I/O, and Configuration Request Rules


The following rule applies to all Memory, I/O, and Configuration Requests. Additional rules specific to each type of Request follow.

- ☐ All Memory, I/O, and Configuration Requests include the following fields in addition to the common header fields:
  - Requester ID[15:0] and Tag[7:0], forming the Transaction ID
  - Last DW BE[3:0] and 1st DW BE[3:0]
- For Memory Requests, the following rules apply:
  - ☐ Memory Requests route by address, using either 64-bit or 32-bit Addressing (see Figure 2-13 and Figure 2-14)
  - ☐ For Memory Read Requests, Length must not exceed the value specified by Max\_Read\_Request\_Size (see Section 7.8.4)
- Requests must not specify an Address/Length combination which causes a Memory Space access to cross a 4-KB boundary.
  - Receivers may optionally check for violations of this rule. If a Receiver implementing this
    check determines that a TLP violates this rule, the TLP is a Malformed TLP
    - If checked, this is a reported error associated with the Receiving Port (see Section 6.2)



OM13764A

Figure 2-13: Request Header Format for 64-bit Addressing of Memory



OM13763A

Figure 2-14: Request Header Format for 32-bit Addressing of Memory



5

10

15

# IMPLEMENTATION NOTE

#### Generation of 64-bit Addresses

It is strongly recommended that PCI Express Endpoints be capable of generating the full range of 64-bit addresses. However, if a PCI Express Endpoint supports a smaller address range, and is unable to reach the full address range required by a given platform environment, the corresponding Device Driver must ensure that all Memory Transaction target buffers fall within the address range supported by the Endpoint. The exact means of ensuring this is platform and operating system specific, and beyond the scope of this specification.

For I/O Requests, the following rules apply:

- ☐ I/O Requests route by address, using 32-bit Addressing (see Figure 2-15)
- ☐ I/O Requests have the following restrictions:
  - TC[2:0] must be 000b
  - Attr[1:0] must be 00b
  - AT[1:0] must be 00b
  - Length[9:0] must be 00 0000 0001b
  - Last DW BE[3:0] must be 0000b

Receivers may optionally check for violations of these rules. If a Receiver implementing these checks determines that a TLP violates these rules, the TLP is a Malformed TLP.




Figure 2-15: Request Header Format for I/O Transactions

For Configuration Requests, the following rules apply:

- ☐ Configuration Requests route by ID, and use a 3 DW header
- ☐ In addition to the header fields included in all Memory, I/O, and Configuration Requests and the ID routing fields, Configuration Requests contain the following additional fields (see Figure 2-16)
  - Register Number[5:0]


5

10

15

- Extended Register Number[3:0]
- ☐ Configuration Requests have the following restrictions:
  - TC[2:0] must be 000b
  - Attr[1:0] must be 00b
  - AT[1:0] must be 00b
  - Length[9:0] must be 00 0000 0001b
  - Last DW BE[3:0] must be 0000b

Receivers may optionally check for violations of these rules. If a Receiver implementing these checks determines that a TLP violates these rules, the TLP is a Malformed TLP.



OM13766A

Figure 2-16: Request Header Format for Configuration Transactions

Message Signaled Interrupt (MSI/MSI-X) mechanisms use Memory Write Requests to represent interrupt Messages (see Section 6.1.4). The Request format used for MSI/MSI-X transactions is identical to the Memory Write Request format defined above, and MSI/MSI-X Requests are indistinguishable from memory writes with regard to ordering, Flow Control, and data integrity.

# 2.2.8. Message Request Rules

This document defines the following groups of Messages:


- ☐ INTx Interrupt Signaling
- ☐ Power Management
- ☐ Error Signaling

5

- ☐ Locked Transaction Support
  - ☐ Slot Power Limit Support
  - ☐ Vendor-Defined Messages

The following rules apply to all Message Requests. Additional rules specific to each type of Message follow.

- All Message Requests include the following fields in addition to the common header fields (see Figure 2-17):
  - Requester ID[15:0] and Tag[7:0], forming the Transaction ID.
  - Message Code[7:0] Specifies the particular Message embodied in the Request.
- All Message Requests use the Msg Type field encoding, except for the Vendor\_Defined Messages, which can use either Msg or MsgD, and the Set\_Slot\_Power\_Limit Message, which uses MsgD.
  - ☐ The Message Code field must be fully decoded (Message aliasing is not permitted).
  - ☐ Except as noted, the Attr[1:0] field is reserved.
  - $\square$  AT[1:0] must be 00b.
- 20 Except as noted, bytes 8 through 15 are reserved.
  - ☐ Message Requests are posted and do not require Completion.
  - ☐ Message Requests follow the same ordering rules as Memory Write Requests.



OM14539B

Figure 2-17: Message Request Header

In addition to address and ID routing, Messages support several other routing mechanisms. These mechanisms are referred to as "implicit" because no address or ID specifies the destination, but rather the destination is implied by the routing type. The following rules cover Message routing mechanisms:

- Message routing is determined using the r[2:0] sub-field of the Type field
  - Message Routing r[2:0] values are defined in Table 2-12
  - Permitted values are defined in the following sections for each Message

r[2:0] (b)	Description	Bytes 8 Through 15 <sup>5</sup>
000	Routed to Root Complex	Reserved
001	Routed by Address <sup>6</sup>	Address
010	Routed by ID	See Section 2.2.4
011	Broadcast from Root Complex	Reserved
100	Local - Terminate at Receiver	Reserved
101	Gathered and routed to Root Complex <sup>7</sup>	Reserved
110-111	Reserved - Terminate at Receiver	Reserved

Table 2-12: Message Routing

### 2.2.8.1. INTx Interrupt Signaling - Rules

A Message Signaled Interrupt (MSI or MSI-X) is the preferred interrupt signaling mechanism in PCI Express (see Section 6.1). However, in some systems, there may be Functions that cannot support the MSI or MSI-X mechanisms. The INTx virtual wire interrupt signaling mechanism is used to support Legacy Endpoints and PCI Express/PCI(-X) Bridges in cases where the MSI or MSI-X mechanisms cannot be used. Switches must support this mechanism. The following rules apply to the INTx interrupt signaling mechanism:

- The INTx mechanism uses eight distinct Messages (see Table 2-13)
- ☐ Assert\_INTx/Deassert\_INTx Messages do not include a data payload (TLP Type is Msg).
  - ☐ The Length field is reserved.
  - ☐ Assert\_INTx/Deassert\_INTx Messages are only issued by Upstream Ports
    - Receivers may optionally check for violations of this rule. If a Receiver implementing this check determines that an Assert\_INTx/Deassert\_INTx violates this rule, it must handle the TLP as a Malformed TLP.
      - ♦ This is a reported error associated with the Receiving Port (see Section 6.2)

\_

10

15

<sup>&</sup>lt;sup>5</sup> Except as noted, e.g., Vendor Defined Messages.

<sup>&</sup>lt;sup>6</sup> Note that no Messages defined in this document use Address routing.

<sup>&</sup>lt;sup>7</sup> This routing type is used only for PME\_TO\_Ack, and is described in Section 5.3.3.2.1.

- Assert\_INTx and Deassert\_INTx interrupt Messages must use the default Traffic Class designator (TC0). Receivers must check for violations of this rule. If a Receiver determines that a TLP violates this rule, it must handle the TLP as a Malformed TLP.
  - This is a reported error associated with the Receiving Port (see Section 6.2)

Table 2-13: INTx Mechanism Messages

Name	Code[7:0] Routing Support <sup>8</sup>		3	Req	Description/Comments														
	(b)	r[2:0] (b)	R C	E p	S W	B r	ID <sub>9</sub>												
Assert_INTA	0010 0000	100	All:	All:		All:		All:		All:		All:		All:		All:		BD	Assert INTA virtual wire
			r As	r tr As Required:			Note: These Messages are used for PCI 3.0												
			7 10	t		t		compatible INTx emulation.											
Assert_INTB	0010 0001	100	All:				BD	Assert INTB virtual wire											
			r		tr														
			As	Req	uire	d:													
				t		t													
Assert_INTC	0010 0010	100	All:		•		BD	Assert INTC virtual wire											
			r		tr														
			As	Req	uired	:t:													
				t		t													
Assert_INTD	0010 0011	100	All:	All:		BD	Assert INTD virtual wire												
			r		tr														
			As	As Required:															
				t		t													

RC = Root Complex

Sw = Switch (only used with "Link" routing)

Ep = Endpoint

Br = PCI Express (primary) to PCI/PCI-X (secondary) Bridge

r = Supports as Receiver

t = Supports as Transmitter

Note that Switches must support passing Messages on all legal routing paths. Only Messages specifying Local (0100b) routing or a reserved field value are terminated locally at the Receiving Port on a Switch.

BD = Bus Number and Device Number included; Function Number is Reserved BDF = Bus Number, Device Number, and Function Number are included

<sup>&</sup>lt;sup>8</sup> Abbreviations:

<sup>&</sup>lt;sup>9</sup> The Requester ID includes sub-fields for Bus Number, Device Number, and Function Number. Some Messages are not associated with specific Functions in a component, and for such Messages this field is Reserved; this is shown in this column using a code. Some messages can be used in more than one context and, therefore, more than one code may be listed. The codes in this column are:

Name	Code[7:0]	Routing	S	Support		Req	Description/Comments																							
	(b)	r[2:0] (b)	R C	E p	s ×	Br	ID																							
Deassert_INTA	0010 0100	100	All:		All:		All:		All:		All:		All:		All:		All:		BD	De-assert INTA virtual										
			r		tr			wire																						
			As F	Req	uire	d:																								
				t		t																								
Deassert_INTB	0010 0101	100	All:	All:		BD	De-assert INTB virtual																							
			r		tr			wire																						
			As F	Req	uire	d:																								
				t		t																								
Deassert_INTC	0010 0110	100	All:	All:		BD De-assert	De-assert INTC virtual																							
			r		tr			wire																						
			As F	Req	uire	d:																								
				t		t																								
Deassert_INTD	0010 0111	100	All:		All:		All:		All:		All:		All:		All:		All:		All:				All:		All:		All:		BD	De-assert INTD virtual
			r		tr			wire																						
			As F	As Required:																										
				t		t																								

The Assert\_INTx/Deassert\_INTx Message pairs constitute four "virtual wires" for each of the legacy PCI interrupts designated A, B, C, and D. The following rules describe the operation of these virtual wires:

- The components at both ends of each Link must track the logical state of the four virtual wires using the Assert/Deassert Messages to represent the active and inactive transitions (respectively) of each corresponding virtual wire.
  - An Assert\_INTx represents the active going transition of the INTx (x = A, B, C, or D) virtual wire
  - A Deassert\_INTx represents the inactive going transition of the INTx (x = A, B, C, or D) virtual wire
  - ☐ When the local logical state of an INTx virtual wire changes at an Upstream Port, the Port must communicate this change in state to the Downstream Port on the other side of the same Link using the appropriate Assert\_INTx or Deassert\_INTx Message

Note: Duplicate Assert\_INTx/Deassert\_INTx Messages have no effect, but are not errors.

- INTx Interrupt Signaling is disabled when the Interrupt Disable bit of the Command register (see Section 7.5.1.1) is set to 1b.
  - Any INTx virtual wires that are active when the Interrupt Disable bit is set must be deasserted by transmitting the appropriate Deassert\_INTx Message(s)

- □ Virtual and actual PCI to PCI Bridges must map the virtual wires tracked on the secondary side of the Bridge according to the Device Number of the device on the secondary side of the Bridge, as shown in Table 2-14
   □ Switches must track the state of the four virtual wires independently for each Downstream Port, and present a "collapsed" set of virtual wires on its Upstream Port
   □ If a Downstream Port goes to DL\_Down status, the INTx virtual wires associated with that Port must be deasserted, and the Upstream Port virtual wire state updated accordingly.
   If this results in de-assertion of any Upstream INTx virtual wires, the appropriate Deassert\_INTx Message(s) must be sent by the Upstream Port.
   □ The Root Complex must track the state of the four INTx virtual wires independently for each of
  - Details of this mapping are system implementation specific.

☐ If a Downstream Port of the Root Complex goes to DL\_Down status, the INTx virtual wires associated with that Port must be deasserted, and any associated system interrupt resource request(s) must be discarded.

its Downstream Ports, and map these virtual signals to system interrupt resources.

Table 2-14: Bridge Mapping for INTx Virtual Wires

Device Number for Device on Secondary Side of Bridge (Interrupt Source)	INTx Virtual Wire on Secondary Side of Bridge	Mapping to INTx Virtual Wire on Primary Side of Bridge
	INTA	INTA
0,4,8,12,16,20,24,28	INTB	INTB
	INTC	INTC
	INTD	INTD
	INTA	INTB
1,5,9,13,17,21,25,29	INTB	INTC
	INTC	INTD
	INTD	INTA
	INTA	INTC
2,6,10,14,18,22,26,30	INTB	INTD
	INTC	INTA
	INTD	INTB
	INTA	INTD
3,7,11,15,19,23,27,31	INTB	INTA
	INTC	INTB
	INTD	INTC

Note that the Requester ID of an Assert\_INTx/Deassert\_INTx Message will correspond to the Transmitter of the Message on that Link, and not necessarily to the original source of the interrupt.



# IMPLEMENTATION NOTE

#### System Interrupt Mapping

Note that system software (including BIOS and operating system) needs to comprehend the remapping of legacy interrupts (INTx mechanism) in the entire topology of the system (including hierarchically connected Switches and subordinate PCI Express/PCI Bridges) to establish proper correlation between PCI Express device interrupt and associated interrupt resources in the system interrupt controller. The remapping described by Table 2-14 is applied hierarchically at every Switch. In addition, PCI Express/PCI and PCI/PCI Bridges perform a similar mapping function.

#### Power Management Messages 2.2.8.2.

These Messages are used to support PCI Express power management, which is described in detail in Chapter 5. The following rules define the Power Management Messages:

- ☐ Table 2-15 defines the Power Management Messages.
- Power Management Messages do not include a data payload (TLP Type is Msg). 10
  - ☐ The Length field is reserved.
  - Power Management Messages must use the default Traffic Class designator (TC0). Receivers must check for violations of this rule. If a Receiver determines that a TLP violates this rule, it must handle the TLP as a Malformed TLP.
    - This is a reported error associated with the Receiving Port (see Section 6.2)

Table 2-15: Power Management Messages

Name	Code[7:0]	Routing		Sup	upport R		Req	Description/Comments
	(b)	r[2:0] (b)	R C	E p	S B w r		ID	
PM_Active_State_Nak	0001 0100	100	t	r	tr	r	BDF <sup>1</sup>	Terminate at Receiver
PM_PME	0001 1000	000	All:				BDF	Sent Upstream by PME-
			r		tr	t		requesting component. Propagates Upstream.
			If PME				Tropagates opstream.	
			su	opor	ted:			
				t				
PME_Turn_Off	0001 1001	011	t	r		r	BDF	Broadcast Downstream
PME_TO_Ack	0001 1011	101	r	r t t		BD <sup>2</sup>	Sent Upstream by	
			ha	(Note: Switch handling is special)			Upstream Port. See Section 5.3.3.2.1.	

<sup>&</sup>lt;sup>1</sup> Also permitted to be BD for compatibility with earlier revisions of this specification.

<sup>&</sup>lt;sup>2</sup> Also permitted to be BDF for compatibility with earlier revisions of this specification.

#### 2.2.8.3. Error Signaling Messages

Error Signaling Messages are used to signal errors that occur on specific transactions and errors that are not necessarily associated with a particular transaction. These Messages are initiated by the agent that detected the error.

- ☐ Table 2-16 defines the Error Signaling Messages.
- ☐ Error Signaling Messages do not include a data payload (TLP Type is Msg).
  - ☐ The Length field is reserved.

10

- ☐ Error Signaling Messages must use the default Traffic Class designator (TC0) Receivers must check for violations of this rule. If a Receiver determines that a TLP violates this rule, it must handle the TLP as a Malformed TLP.
  - This is a reported error associated with the Receiving Port (see Section 6.2)

Table 2-16: Error Signaling Messages

Name	Code[7:0]	Routing		Support			Req	Description/Comments	
	(b)	r[2:0] (b)	R C	E p	S W	B r	ID		
ERR_COR	0011 0000	000	r	t	tr	t	BD BDF	This Message is issued when the Function or Device detects a correctable error on the PCI Express interface.	
ERR_NONFATAL	0011 0001	000	r	t	tr	t	BD BDF	This Message is issued when the Function or Device detects a Nonfatal, uncorrectable error on the PCI Express interface.	
ERR_FATAL	0011 0011	000	r	t	tr	t	BD BDF	This Message is issued when the Function or Device detects a Fatal, uncorrectable error on the PCI Express interface.	

The initiator of the Message is identified with the Requester ID of the Message header. The Root Complex translates these error Messages into platform level events. Refer to Section 6.2 for details on uses for these Messages.

#### 2.2.8.4. Locked Transactions Support

The Unlock Message is used to support Lock Transaction sequences. Refer to Section 6.5 for details on Lock Transaction sequences. The following rules apply to the formation of the Unlock Message:

- ☐ Table 2-17 defines the Unlock Messages.
- The Unlock Message does not include a data payload (TLP Type is Msg).
  - ☐ The Length field is reserved.

10

- ☐ The Unlock Message must use the default Traffic Class designator (TC0) Receivers must check for violations of this rule. If a Receiver determines that a TLP violates this rule, it must handle the TLP as a Malformed TLP.
  - This is a reported error associated with the Receiving Port (see Section 6.2)

Name	Code[7:0]	Routing		Support		:	Req	Description/Comments
	(b)	r[2:0]	R	Е	S	В	ID	
		(b)	С	р	w	r		
Unlock	0000 0000	011	t	r	tr	r	BD	Unlock Completer

Table 2-17 Unlock Message

#### 2.2.8.5. Slot Power Limit Support

This Message is used to convey a slot power limitation value from a Downstream Port (of a Root Complex or a Switch) to an Upstream Port of a component (with Endpoint, Switch, or PCI Express-PCI Bridge Functions) attached to the same Link.

- ☐ Table 2-18 defines the Set\_Slot\_Power\_Limit Message.
- The Set\_Slot\_Power\_Limit Message includes a 1 DW data payload (TLP Type is MsgD).
  - ☐ The Set\_Slot\_Power\_Limit Message must use the default Traffic Class designator (TC0) Receivers must check for violations of this rule. If a Receiver determines that a TLP violates this rule, it must handle the TLP as a Malformed TLP.
    - This is a reported error associated with the Receiving Port (see Section 6.2)

Name	Code[7:0]	Routing	Support		Support				Support		1 1 1		Support		Suppo		Support		Support		Support				1- 1		• •		1- 1		• •				Support		Req	Description/Comments																								
	(b)	r[2:0] (b)	R C	E p	S W	B r	ID																																																							
Set_Slot_Power_Limit	0101 0000	100	t	r	tr	r	BDF	Set Slot Power Limit in Upstream Port																																																						

Table 2-18: Set\_Slot\_Power\_Limit Message

The Set\_Slot\_Power\_Limit Message includes a one DW data payload. The data payload is copied from the Slot Capabilities register of the Downstream Port and is written into the Device

Capabilities register of the Upstream Port on the other side of the Link. Bits 1:0 of Byte 1 of the data payload map to the Slot Power Limit Scale field and bits 7:0 of Byte 0 map to the Slot Power Limit Value field. Bits 7:0 of Byte 3, 7:0 of Byte 2, and 7:2 of Byte 1 of the data payload must be set to all 0's by the Transmitter and ignored by the Receiver. This Message must be sent automatically by the Downstream Port (of a Root Complex or a Switch) when one of the following events occurs:

- ☐ On a Configuration Write to the Slot Capabilities register (see Section 7.8.9) when the Data Link Layer reports DL\_Up status.
- Any time when a Link transitions from a non-DL\_Up status to a DL\_Up status (see Section 2.9.2). This Transmission is optional if the Slot Capabilities register has not yet been initialized.

The component on the other side of the Link (with Endpoint, Switch, or Bridge Functions) that receives Set\_Slot\_Power\_Limit Message must copy the values in the data payload into the Device Capabilities register associated with the component's Upstream Port. PCI Express components that are targeted exclusively for integration on the system planar (e.g., system board) as well as components that are targeted for integration on a card/module where power consumption of the entire card/module is below the lowest power limit specified for the card/module form factor (as defined in the corresponding form factor specification) are permitted to hardwire the value 0b in the Slot Power Limit Scale and Slot Power Limit Value fields of the Device Capabilities register, and are not required to copy the Set\_Slot\_Power limit payload into that register.

20 For more details on Power Limit control mechanism see Section 6.9.

#### 2.2.8.6. Vendor\_Defined Messages

5

10

15

25

30

The Vendor\_Defined Messages allow expansion of PCI Express messaging capabilities, either as a general extension to the PCI Express Specification or a vendor-specific extension. Such extensions are not covered specifically in this document, although future revisions of this specification may use this mechanism to define new Messages (see below). This section defines the rules associated with these Messages generically.


- ☐ The Vendor Defined Messages (see Table 2-19) use the header format shown in Figure 2-18.
  - If the Route by ID routing is used, bytes 8 and 9 form a 16-bit field for the destination ID
    - ♦ otherwise these bytes are Reserved
  - Bytes 10 and 11 form a 16-bit field for the Vendor ID, as defined by PCI-SIG®, of the vendor defining the Message
  - Bytes 12 through 15 are available for vendor definition

Table 2-19: Vendor\_Defined Messages

Name	Code[7:0]	Routing	Support		Support			Support			Support		Support		Req ID	Description/Comments
	(b)	r[2:0] (b)	R C	E p	s v	B r										
Vendor_Defined Type 0	0111 1110	000, 010, 011, 100	See Note 1.		See Note 2.	Triggers detection of UR by Completer if not implemented.										
Vendor_Defined Type 1	0111 1111	000, 010, 011, 100	Se	See Note 1.		See Note 2.	Silently discarded by Completer if not implemented.									

Note 1: Transmission by Endpoint/Root Complex/Bridge is implementation specific. Switches must forward received Messages using Routing[2:0] field values of 000b, 010b, and 011b.

Note 2: Implementation specific.



OM13775A

Figure 2-18: Header for Vendor-Defined Messages

- A data payload may be included with either type of Vendor\_Defined Message (TLP type is Msg if no data payload is included and MsgD if a data payload is included)
  - ☐ For both types of Vendor\_Defined Messages, the Attr[1:0] field is not reserved.
  - ☐ Messages defined by different vendors or by PCI-SIG are distinguished by the value in the Vendor ID field.
    - The further differentiation of Messages defined by a particular vendor is beyond the scope of this document.
    - Support for Messages defined by a particular vendor is implementation specific, and beyond the scope of this document.
  - Receivers silently discard Vendor\_Defined Type 1 Messages which they are not designed to receive this is not an error condition.
- Receivers handle the receipt of an unsupported Vendor\_Defined Type 0 Message as an Unsupported Request, and the error is reported according to Section 6.2.

PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0 defines additional requirements for Vendor\_Defined Messages that are designed to be interoperable with PCI-X Device ID Messages. This includes restrictions on the contents of the Tag[7:0] field and the Length[9:0] field as well as

5

specific use of Bytes 12 through 15 of the message header. Vendor\_Defined Messages intended for use solely within a PCI Express environment (i.e., not intended to address targets behind a PCI Express to PCI/PCI-X Bridge) are not subject to the additional rules. Refer to PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0 for details.

#### 2.2.8.7. Ignored Messages

10

- The messages listed in Table 2-20 were previously used for a mechanism (Hot-Plug Signaling) that is no longer supported. Transmitters are strongly encouraged not to transmit these messages, but if message transmission is implemented, it must conform to the requirements of the 1.0a version of this specification.
  - Receivers are strongly encouraged to ignore receipt of these messages, but are allowed to process these messages in conformance with the requirements of 1.0a version of this specification.

Ignored messages listed in Table 2-20 are handled by the Receiver as follows:

- ☐ The Physical and Data Link Layers must handle these messages identical to handling any other TLP
- The Transaction layer must account for flow control credit but take no other action in response to these messages

Table 2-20: Ignored Messages

[7:0] Routing Support Red

Name	Code[7:0]	Routing	Support			Support R	Req ID	Description/Comments
	(b)	r[2:0] (b)	R C	E p	s w	B r		
Ignored Message	0100 0001	100						
Ignored Message	0100 0011	100						
Ignored Message	0100 0000	100						
Ignored Message	0100 0101	100						
Ignored Message	0100 0111	100						
Ignored Message	0100 0100	100						
Ignored Message	0100 1000	100						

### 2.2.9. Completion Rules

All Read Requests and Non-Posted Write Requests require Completion. Completions include a Completion header that, for some types of Completions, will be followed by some number of DW of data. The rules for each of the fields of the Completion header are defined in the following sections.


- 5 Completions route by ID, and use a 3 DW header
  - Note that the routing ID fields correspond directly to the Requester ID supplied with the corresponding Request. Thus for Completions these fields will be referred to collectively as the Requester ID instead of the distinct fields used generically for ID routing.
  - ☐ In addition to the header fields included in all TLPs and the ID routing fields, Completions contain the following additional fields (see Figure 2-19)
    - Completer ID[15:0] Identifies the Completer described in detail below
    - Completion Status[2:0] Indicates the status for a Completion (see Table 2-21)
      - Rules for determining the value in the Completion Status[2:0] field are in Section 2.3.1
    - BCM Byte Count Modified this bit must not set by PCI Express Completers, and may only be set by PCI-X completers
    - Byte Count[11:0] The remaining byte count for Request
      - ♦ The Byte Count value is specified as a binary number, with 0000 0000 0001b indicating 1 byte, 1111 1111 1111b indicating 4095 bytes, and 0000 0000 0000b indicating 4096 bytes
      - ♦ For Memory Read Completions, Byte Count[11:0] is set according to the rules in Section 2.3.1.1.
      - For all other types of Completions, the Byte Count field must be 4.
    - Tag[7:0] in combination with the Requester ID field, corresponds to the Transaction ID
    - Lower Address[6:0] lower byte address for starting byte of Completion
      - ♦ For Memory Read Completions, the value in this field is the byte address for the first enabled byte of data returned with the Completion (see the rules in Section 2.3.1.1)
      - ♦ This field is set to all 0's for all types of Completions other than Memory Read Completions

80

10

15

20



OM13769A

Figure 2-19: Completion Header Format

Table 2-21: Completion Status Field Values

Completion Status[2:0] Field Value (b)	Completion Status
000	Successful Completion (SC)
001	Unsupported Request (UR)
010	Configuration Request Retry Status (CRS)
100	Completer Abort (CA)
all others	Reserved

The Completer ID[15:0] is a 16-bit value that is unique for every PCI Express Function within a Hierarchy (see Figure 2-20)





Figure 2-20: Completer ID

Functions must capture the Bus and Device Numbers supplied with all Type 0 Configuration Write Requests completed by the Function, and supply these numbers in the Bus and Device Number fields of the Completer ID for all Completions generated by the Device/Function.

5

- If a Function must generate a Completion prior to the initial device Configuration Write Request, 0's must be entered into the Bus Number and Device Number fields
- Note that Bus Number and Device Number may be changed at run time, and so it is necessary to re-capture this information with each and every Configuration Write Request.
- Exception: The assignment of Bus Numbers to the Devices within a Root Complex may be done in an implementation specific way.

		In some cases, a Completion with the UR status may be generated by a multi-Function device without associating the Completion with a specific Function within the device – in this case, the Function Number field is Reserved.
5		• Example: A multi-Function device receives a Read Request which does not target any resource associated with any of the Functions of the device – the device generates a Completion with UR status and sets a value of all 0's in the Function Number field of the Completer ID.
		Completion headers must supply the same values for the Requester ID, Tag, Attribute, and Traffic Class as were supplied in the header of the corresponding Request.
10		AT[1:0] must be 00b.
		The Completion ID field is not meaningful prior to the software initialization and configuration of the completing device (using at least one Configuration Write Request), and the Requester must ignore the value returned in the Completer ID field.
15		A Completion including data must specify the actual amount of data returned in that Completion, and must include the amount of data specified.
		• It is a TLP formation error to include more or less data than specified in the Length field, and the resulting TLP is a Malformed TLP.
		Note: This is simply a specific case of the general rule requiring TLP data payload length match the value in the Length field.
	2.	.3. Handling of Received TLPs
20	Tra	is section describes how all Received TLPs are handled when they are delivered to the Receive ansaction Layer from the Receive Data Link Layer, after the Data Link Layer has validated the egrity of the received TLP. The rules are diagramed in the flowchart shown in Figure 2-21.
		Values in Reserved fields must be ignored by the Receiver.
		All Received TLPs which use undefined Type field values are Malformed TLPs.
25		This is a reported error associated with the Receiving Port (see Section 6.2)
		All Received Malformed TLPs must be discarded.
		<ul> <li>Received Malformed TLPs that are ambiguous with respect to which buffer to release or are mapped to an uninitialized Virtual Channel must be discarded without updating Receiver Flow Control information.</li> </ul>
30		• All other Received Malformed TLPs must be discarded, optionally not updating Receiver Flow Control information.
		Otherwise, update Receiver Flow Control tracking information (see Section 2.6)
35		If the value in the Type field indicates the TLP is a Request, handle according to Request Handling Rules, otherwise, the TLP is a Completion – handle according to Completion Handling Rules (following sections)



\*TLP Header fields which are marked Reserved are not checked at the Receiver

OM13771

Figure 2-21: Flowchart for Handling of Received TLPs

Switches must process both TLPs which address resources within the Switch as well as TLPs which address resources residing outside the Switch. Switches handle all TLPs which address internal resources of the Switch according to the rules above. TLPs which pass through the Switch, or which address the Switch as well as passing through it, are handled according to the following rules (see Figure 2-22):

- ☐ If the value in the Type field indicates the TLP is not a Msg or MsgD Request, the TLP must be routed according to the routing mechanism used (see Sections 2.4.1 and 2.2.4.2)
- ☐ Switches route Completions using the information in the Requester ID field of the Completion.

- ☐ If the value in the Type field indicates the TLP is a Msg or MsgD Request, route the Request according to the routing mechanism indicated in the r[2:0] sub-field of the Type field
  - If the value in r[2:0] indicates the Msg/MsgD is routed to the Root Complex (000b), the Switch must route the Msg/MsgD to the Upstream Port of the Switch
    - ♦ It is an error to receive a Msg/MsgD Request specifying 000b routing at the Upstream Port of a Switch. Switches may check for violations of this rule TLPs in violation are Malformed TLPs. If checked, this is a reported error associated with the Receiving Port (see Section 6.2)
  - If the value in r[2:0] indicates the Msg/MsgD is routed by address (001b), the Switch must route the Msg/MsgD in the same way it would route a Memory Request by address
  - If the value in r[2:0] indicates the Msg/MsgD is routed by ID (010b), the Switch must route the Msg/MsgD in the same way it would route a Completion by ID
  - If the value in r[2:0] indicates the Msg/MsgD is a broadcast from the Root Complex (011b), the Switch must route the Msg/MsgD to all Downstream Ports of the Switch
    - ♦ It is an error to receive a Msg/MsgD Request specifying 011b routing at the Downstream Port of a Switch. Switches may check for violations of this rule TLPs in violation are Malformed TLPs. If checked, this is a reported error associated with the Receiving Port (see Section 6.2)
  - If the value in r[2:0] indicates the Msg/MsgD terminates at the Receiver (100b or a reserved value), or if the Message Code field value is defined and corresponds to a Message which must be comprehended by the Switch, the Switch must process the Message according to the Message processing rules
  - If the value in r[2:0] indicates Gathered and routed to Root Complex (101b), see Section 5.3.3.2.1 for Message handling rules
- It is an error to receive any Msg/MsgD Request other than a PME\_TO\_Ack that specifies 101b routing. It is an error to receive a PME\_TO\_Ack at the Upstream Port of a Switch. Switches may check for violations of these rules TLPs in violation are Malformed TLPs. If checked, this is a reported error associated with the Receiving Port (see Section 6.2)

10




Figure 2-22: Flowchart for Switch Handling of TLPs

### 2.3.1. Request Handling Rules

5

This section describes how Received Requests are handled, following the initial processing done with all TLPs. The rules are diagramed in the flowchart shown in Figure 2-23.

- ☐ If the Request Type is not supported (by design or because of configuration settings) by the device, the Request is an Unsupported Request, and is reported according to Section 6.2
  - If the Request requires Completion, a Completion Status of UR is returned (see Section 2.2.9)



# IMPLEMENTATION NOTE

#### When Requests are Terminated Using Unsupported Request

In Conventional PCI, a device "claims" a request on the bus by asserting DEVSEL#. If no device claims a request after a set number of clocks, the request is terminated as a Master Abort. Because PCI Express is a point to point interconnect, there is no equivalent mechanism for claiming a request on a Link, since all transmissions by one component are always sent to the other component on the Link. Therefore, it is necessary for the receiver of a request to determine if the request should be "claimed." If the request is not claimed, then it is handled as an Unsupported Request, which is the PCI Express equivalent of conventional PCI's Master Abort termination. In general, one can determine the correct behavior by asking the question: Would the device assert DEVSEL# for this request in conventional PCI?

- For device Functions with Type 0 headers (all types of Endpoints), it is relatively simple to answer 10 this question. For Memory and I/O Requests, this determination is based on the address ranges the Function has been programmed to respond to. For Configuration requests, the Type 0 request format indicates the device is by definition the "target", although the device will still not claim the Configuration Request if it addresses an unimplemented Function.
- For device Functions with Type 1 headers (Root Ports, Switches and Bridges), the same question 15 can generally be applied, but since the behavior of a conventional PCI bridge is more complicated than that of a Type 0 Function, it is somewhat more difficult to determine the answers. One must consider Root Ports and Switch Ports as if they were actually composed of conventional PCI to PCI bridges, and then at each stage consider the configuration settings of the virtual bridge to determine the correct behavior. 20
  - PCI Express Messages do not exist in conventional PCI, so the above guideline cannot be applied. This specification describes specifically for each type of Message when a device must handle the request as an Unsupported Request. Messages pass through Root and Switch Ports unaffected by conventional PCI control mechanisms including Bus Master Enable and power state setting.
- Note that Completer Abort, which is the PCI Express equivalent to Target Abort, is used only to 25 indicate a serious error that makes the completer permanently unable to respond to a request that it would otherwise have normally responded to. Because Target Abort is used in conventional PCI only when a target has asserted DEVSEL#, is incorrect to use Completer Abort for any case where a conventional PCI target would have ignored a request by not asserting DEVSEL#.
- 30 ☐ If the Request is a Message, and the Message Code specifies a value that is undefined, or that corresponds to a Message not supported by the device Function, (other than Vendor\_Defined Type 1 which is not treated as an error – see Section 2.2.8.6), the Request is an Unsupported Request, and is reported according to Section 6.2
  - If the Message Code is a supported value, process the Message according to the corresponding Message processing rules; if the Message Code is an ignored Message, ignore the Message without reporting any error (see Section 2.2.8.7)

If the Request is not a Message, and is a supported Type, specific implementations may be optimized based on a defined programming model which ensures that certain types of (otherwise legal) Requests will never occur. Such implementations may take advantage of the following rule:

- ☐ If the Request violates the programming model of the device Function, the Function may optionally treat the Request as a Completer Abort, instead of handling the Request normally
  - If the Request is treated as a Completer Abort, this is a reported error associated with the Function (see Section 6.2)
  - If the Request requires Completion, a Completion Status of CA is returned (see Section 2.2.9)



5

15

25

## IMPLEMENTATION NOTE

#### Optimizations Based on Restricted Programming Model

10 When a device's programming model restricts (vs. what is otherwise permitted in PCI Express) the characteristics of a Request, that device is permitted to "Completer Abort" any Requests which violate the programming model. Examples include unaligned or wrong-size access to a register block and unsupported size of request to a Memory Space.

Generally, devices are able to assume a restricted programming model when all communication will be between the device's driver software and the device itself. Devices which may be accessed directly by operating system software or by applications which may not comprehend the restricted programming model of the device (typically devices which implement legacy capabilities) should be designed to support all types of Requests which are possible in the existing usage model for the device. If this is not done, the device may fail to operate with existing software.

- If the Request arrives between the time an FLR has been initiated and the completion of the FLR by 20 the targeted Function, the Request is permitted to be silently discarded (following update of flow control credits) without logging or signaling it as an error. It is recommended that the Request be handled as an Unsupported Request (UR).
  - Otherwise (supported Request Type, not a Message), process the Request
    - If the Completer is permanently unable to process the Request due to a device-specific error condition the Completer must, if possible, handle the Request as a Completer Abort
      - This is a reported error associated with the Receiving Function, if the error can be isolated to a specific Function in the component, or to the Receiving Port if the error cannot be isolated (see Section 6.2)

- For Configuration Requests only, following reset it is possible for a device to terminate the request but indicate that it is temporarily unable to process the Request, but will be able to process the Request in the future in this case, the Configuration Request Retry Status (CRS) Completion Status is used (see Section 6.6). Valid reset conditions after which a device is permitted to return CRS are:
  - ♦ Cold, Warm, and Hot Link Resets
  - ♦ FLRs

20

25

30

- ♦ A reset initiated in response to a D3<sub>hot</sub> to D0<sub>uninitialized</sub> device state transition. A device Function is explicitly not permitted to return CRS following a software-initiated reset (other than an FLR) of the device, e.g., by the device's software driver writing to a device-specific reset bit. Additionally, a device Function is not permitted to return CRS after having previously returned a Successful Completion without an intervening valid reset (i.e., FLR or Conventional Reset) condition.
- In the process of servicing the Request, the Completer may determine that the (otherwise acceptable) Request must be handled as an error, in which case the Request is handled according to the type of the error
  - ♦ Example: A PCI Express/PCI Bridge may initially accept a Request because it specifies a Memory Space range mapped to the secondary side of the Bridge, but the Request may Master Abort or Target Abort on the PCI side of the Bridge. From the PCI Express perspective, the status of the Request in this case is UR (for Master Abort) or CA (for Target Abort). If the Request requires Completion on PCI Express, the corresponding Completion Status is returned.
- ☐ If the Request is a type which requires a Completion to be returned, generate a Completion according to the rules for Completion Formation (see Section 2.2.9)
  - The Completion Status is determined by the result of handling the Request
- Under normal operating conditions, PCI Express Endpoints and Legacy Endpoints must never delay the acceptance of a Posted Request for more than 10 μs, which is called the Posted Request Acceptance Limit. The device must either (a) be designed to process received Posted Requests and return associated Flow Control credits within the necessary time limit, or (b) rely on a restricted programming model to ensure that a Posted Request is never sent to the device either by software or by other devices while the device is unable to accept a new Posted Request within the necessary time limit.
  - The following are not considered normal operating conditions under which the Posted Request Acceptance Limit applies:
    - ♦ The period immediately following a Fundamental Reset (see Section 6.6)
    - ♦ TLP retransmissions or Link retraining
    - ♦ One or more dropped FCPs
    - ♦ The device being in a diagnostic mode
    - The device being in a device-specific mode that is not intended for normal use

- The following are considered normal operating conditions, but any delays they cause do not count against the Posted Request Acceptance Limit:
  - Upstream TLP traffic delaying Upstream FCPs.
  - The Link coming out of a low-power state.
  - Arbitration with traffic on other VCs.
  - ♦ Though not a requirement, it is strongly recommended that Root Complex Integrated Endpoints also honor the Posted Request Acceptance Limit.
- If the device supports being a target for I/O writes, which are Non-Posted Requests, it is strongly recommended that each associated Completion be returned within the same time limit as for Posted Request acceptance, although this is not a requirement.



## IMPLEMENTATION NOTE

### Restricted Programming Model for Meeting the Posted Request Acceptance Limit

Some hardware designs may not be able to process every Posted Request within the required acceptance time limit. An example is writing to a command queue where commands can take longer than the acceptance time limit to complete. Subsequent writes to such a device when it is currently processing a previous write could experience acceptance delays that exceed the limit. Such devices may rely on a restricted programming model, where the device driver limits the rate of memory writes to the device, the driver polls the device to determine buffer availability before issuing the write transaction, or the driver implements some other software-based flow control mechanism.




Figure 2-23: Flowchart for Handling of Received Request



# IMPLEMENTATION NOTE

#### Configuration Request Retry Status

Some devices require a lengthy self-initialization sequence to complete before they are able to service Configuration Requests (common with intelligent I/O solutions on PCI). PCI/PCI-X architecture has specified a 2<sup>25</sup> (PCI) or 2<sup>26</sup> (PCI-X) clock "recovery time" T<sub>rhfa</sub> following reset to provide the required self-initialization time for such devices. PCI Express "softens" the need for this time based recovery period by implementing a Configuration Request Retry Status (CRS) Completion Status. A device in receipt of a Configuration Request following a valid reset condition may respond with a CRS Completion Status to terminate the Request, and thus effectively stall the Configuration Request until such time that the subsystem has completed local initialization and is ready to communicate with the host. Note that it is only legal to respond with a CRS Completion Status in response to a Configuration Request. Sending this Completion Status in response to any other Request type is illegal (see Section 2.3.2).

Receipt by the Requester of a Completion with CRS Completion Status terminates the Configuration Request on PCI Express. Further action by the Root Complex regarding the original Configuration Request is specified in Section 2.3.2.

- Root Complexes that implement CRS Software Visibility have the ability to report the receipt of 15 CRS Completion Status to software, enabling software to attend to other tasks rather than being stalled while the device completes its self-initialization. Software that intends to take advantage of this mechanism must ensure that the first access made to a device following a valid reset condition is a Configuration Read Request accessing both bytes of the Vendor ID field in the device's Configuration Space header. For this case only, the Root Complex, if enabled, will synthesize a 20 special read-data value for the Vendor ID field to indicate to software that CRS Completion Status has been returned by the device. For other Configuration Requests, or when CRS Software Visibility is not enabled, the Root Complex will generally re-issue the Configuration Request until it completes with a status other than CRS as described in Section 2.3.2.
- When used in systems including PCI Express to PCI/PCI-X Bridges, system software and/or the 25 Root Complex must comprehend the limit  $T_{rhfa}$  for PCI/PCI-X agents as described in Sections 2.8 and 6.6. Similarly, systems using PCI Express components which require additional self initialization time beyond the minimum guaranteed must provide some mechanism for re-issuing Configuration Requests terminated with CRS status. In systems running legacy PCI/PCI-X based software, the Root Complex must re-issue the Configuration Request using a hardware mechanism to ensure 30 proper enumeration of the system.

Refer to Section 6.6 for more information on reset.

### 2.3.1.1. Data Return for Read Requests

For all other System Elements, RCB is 128 bytes

multiples of RCB bytes must include all data specified in the Request

Individual Completions for Memory Read Requests may provide less than the full amount of data Requested so long as all Completions for a given Request when combined return exactly the amount of data Requested in the Read Request.
• Completions for different Requests cannot be combined.
I/O and Configuration Reads must be completed with exactly one Completion.
• The Completion Status for a Completion corresponds only to the status associated with the data returned with that Completion
♦ A Completion with status other than Successful Completion terminates the Completions for a single Read Request
■ In this case, the value in the Length field is undefined, and must be ignored by the Receiver
Completions must not include more data than permitted by the Max_Payload_Size parameter.
• Receivers must check for violations of this rule. Refer to Section 2.2.
Note: This is simply a specific case of the rules which apply to all TLPs with data payloads
Memory Read Requests may be completed with one, or in some cases, multiple Completions
The Read Completion Boundary (RCB) parameter determines the naturally aligned address boundaries on which a Read Request may be serviced with multiple Completions
• For a Root Complex, RCB is 64 bytes or 128 bytes
♦ This value is reported through a configuration register (see Section 7.8)
Note: Bridges and Endpoints may implement a corresponding command bit which may be set by system software to indicate the RCB value for the Root Complex, allowing the Bridge/Endpoint to optimize its behavior when the Root Complex's RCB is 128 bytes.

☐ Completions for Requests which do not cross the naturally aligned address boundaries at integer

5

10

15

20

	Requests which do cross the address boundaries at integer multiples of RCB bytes may be completed using more than one Completion, but the data must not be fragmented except along the following address boundaries:
5	• The first Completion must start with the address specified in the Request, and must end at one of the following:
	<ul> <li>the address specified in the Request plus the length specified by the Request (i.e., the entire Request)</li> </ul>
	<ul> <li>an address boundary between the start and end of the Request at an integer multiple of RCB bytes</li> </ul>
10	• The final Completion must end with the address specified in the Request plus the length specified by the Request
	• All Completions between, but not including, the first and final Completions must be an integer multiple of RCB bytes in length
15	Receivers may optionally check for violations of RCB. If a Receiver implementing this check determines that a Completion violates this rule, it must handle the Completion as a Malformed TLP
	• This is a reported error associated with the Receiving Port (see Section 6.2)
	Multiple Memory Read Completions for a single Read Request must return data in increasing address order.
20	For each Memory Read Completion, the Byte Count field must indicate the remaining number of bytes required to complete the Request including the number of bytes returned with the Completion, except when the BCM field is 1b. <sup>10</sup>
	• The total number of bytes required to complete a Memory Read Request is calculated as shown in Table 2-22
25	• If a Memory Read Request is completed using multiple Completions, the Byte Count value for each successive Completion is the value indicated by the preceding Completion minus the number of bytes returned with the preceding Completion.

 $<sup>^{\</sup>rm 10}$  Only PCI-X completers set the BCM bit to 1b.



15

# IMPLEMENTATION NOTE

#### **BCM Bit Usage**

To satisfy certain PCI-X protocol constraints, a PCI-X Bridge or PCI-X Completer for a PCI-X burst read in some cases will set the Byte Count field in the first PCI-X transaction of the Split Completion sequence to indicate the size of just that first transaction instead of the entire burst read. When this occurs, the PCI-X Bridge/PCI-X Completer will also set the BCM bit in that first PCI-X transaction, to indicate that the Byte Count field has been modified from its normal usage. Refer to the PCI-X Addendum to the PCI Local Bus Specification, Revision 2.0 for further details.

A PCI Express Memory Read Requester needs to correctly handle the case when a PCI-X Bridge/PCI-X Completer sets the BCM bit. When this occurs, the first Read Completion packet returned to the Requester will have the BCM bit set, indicating that the Byte Count field reports the size of just that first packet instead of the entire remaining byte count. The Requester should not conclude at this point that other packets of the Read Completion are missing.

The BCM bit will never be set in subsequent packets of the Read Completion, so the Byte Count field in those subsequent packets will always indicate the remaining byte count in each instance. Thus, the Requester can use the Byte Count field in these packets to determine if other packets of the Read Completion are missing.

PCI Express Completers will never set the BCM bit.

Table 2-22: Calculating Byte Count from Length and Byte Enables

1 <sup>st</sup> DW BE[3:0] (b)	Last DW BE[3:0] (b)	Total Byte Count
1xx1	0000 <sup>11</sup>	4
01x1	0000	3
1x10	0000	3
0011	0000	2
0110	0000	2
1100	0000	2
0001	0000	1
0010	0000	1
0100	0000	1
1000	0000	1
0000	0000	1
xxx1	1xxx	Length <sup>12</sup> * 4
xxx1	01xx	(Length * 4) - 1
xxx1	001x	(Length * 4) - 2
xxx1	0001	(Length * 4) - 3
xx10	1xxx	(Length * 4) - 1
xx10	01xx	(Length * 4) - 2
xx10	001x	(Length * 4) - 3
xx10	0001	(Length * 4) - 4
x100	1xxx	(Length * 4) - 2
x100	01xx	(Length * 4) - 3
x100	001x	(Length * 4) - 4
x100	0001	(Length * 4) - 5
1000	1xxx	(Length * 4) - 3
1000	01xx	(Length * 4) - 4
1000	001x	(Length * 4) - 5
1000	0001	(Length * 4) - 6

<sup>&</sup>lt;sup>11</sup> Note that Last DW BE of 0000b is permitted only with a Length of 1 DW.

<sup>&</sup>lt;sup>12</sup> Length is the number of DW as indicated by the value in the Length field, and is multiplied by 4 to yield a number in bytes.

- ☐ For all Memory Read Completions, the Lower Address field must indicate the lower bits of the byte address for the first enabled byte of data returned with the Completion
  - For the first (or only) Completion, the Completer can generate this field from the least significant 5 bits of the address of the Request concatenated with 2 bits of byte-level address formed as shown in Table 2-23.
  - For any subsequent Completions, the Lower Address field will always be zero except for Completions generated by a Root Complex with an RCB value of 64 bytes. In this case the least significant 6 bits of the Lower Address field will always be zero and the most significant bit of the Lower Address field will toggle according to the alignment of the 64-byte data payload.

Table 2-23: Calculating Lower Address from 1st DW BE

1 <sup>st</sup> DW BE[3:0] (b)	Lower Address[1:0] (b)
0000	00
xxx1	00
xx10	01
x100	10
1000	11

- ☐ When a Read Completion is generated with a Completion Status other than Successful Completion:
  - No data is included with the Completion
    - ◆ The Cpl (or CplLk) encoding is used instead of CplD (or CplDLk)
  - This Completion is the final Completion for the Request.
    - ♦ The Completer must not transmit additional Completions for this Request.
      - Example: Completer split the Request into four parts for servicing; the second Completion had a Completer Abort Completion Status; the Completer terminated servicing for the Request, and did not Transmit the remaining two Completions.
  - The Byte Count field must indicate the remaining number of bytes that would be required to complete the Request (as if the Completion Status were Successful Completion)
  - The Lower Address field must indicate the lower bits of the byte address for the first enabled byte of data that would have been returned with the Completion if the Completion Status were Successful Completion

10

15



15

20

25

## IMPLEMENTATION NOTE

#### Restricted Programming Model

When a device's programming model restricts (vs. what is otherwise permitted in PCI Express) the size and/or alignment of Read Requests directed to the device, that device is permitted to use a Completer Abort Completion Status for Read Requests which violate the programming model. An implication of this is that such devices, generally devices where all communication will be between the device's driver software and the device itself, need not necessarily implement the buffering required to generate Completions of length RCB. However, in all cases, the boundaries specified by RCB must be respected for all reads which the device will Complete with Successful Completion status.

#### **Examples:**

1. Memory Read Request with Address of 1 0000h and Length of C0h bytes (192 decimal) could be completed by a Root Complex with an RCB value of 64 bytes with one of the following combinations of Completions (bytes):

2. Memory Read Request with Address of 1 0000h and Length of C0h bytes (192 decimal) could be completed by a Root Complex with an RCB value of 128 bytes in one of the following combinations of Completions (bytes):

3. Memory Read Request with Address of 1 0020h and Length of 100h bytes (256 decimal) could be completed by a Root Complex with an RCB value of 64 bytes in one of the following combinations of Completions (bytes):

```
256 - or - 32, 64, 160 - or - 32, 64, 64, 96 - or - 32, 64, 64, 32 - or - 32, 64, 128, 32 - or - 32, 128, 96 - or - 32, 128, 64, 32 - or - 96, 160 - or - 96, 128, 32 - or - 96, 64, 96 - or - 96, 64, 64, 32 - or - 160, 96 - or - 160, 64, 32 - or - 224, 32
```

4. Memory Read Request with Address of 1 0020h and Length of 100h bytes (256 decimal) could be completed by an Endpoint in one of the following combinations of Completions (bytes): 256 –or– 96, 160 –or– 96, 128, 32 –or– 224, 32

### 2.3.2. Completion Handling Rules

- ☐ When a device receives a Completion which does not match the Transaction ID for any of the outstanding Requests issued by that device, the Completion is called an "Unexpected Completion."
- ☐ If a received Completion is not malformed and matches the Transaction ID of an outstanding Request, but in some other way does not match the corresponding Request, it is permitted for the receiver to handle the Completion as an Unexpected Completion
- ☐ Receipt of an Unexpected Completion is an error and must be handled according to the following rules:
  - The agent receiving an Unexpected Completion must discard the Completion.
  - An Unexpected Completion is a reported error associated with the Receiving Port (see Section 6.2)

Note: Unexpected Completions are assumed to occur mainly due to Switch misrouting of the Completion. The Requester of the Request may not receive a Completion for its Request in this case, and the Requester's Completion Timeout mechanism (see Section 2.8) will terminate the Request.

- ☐ Completions with a Completion Status other than Successful Completion or Configuration Request Retry Status (in response to Configuration Request only) must cause the Requester to:
  - Free Completion buffer space and other resources associated with the Request.
  - Handle the error via a Requester-specific mechanism (see Section 6.2.3.2.5).

If the Completion arrives between the time an FLR has been initiated and the completion of the FLR by the targeted Function, the Completion is permitted to be handled as an Unexpected Completion or to be silently discarded (following update of flow control credits) without logging or signaling it as an error. Once the FLR has completed, received Completions corresponding to Requests issued prior to the FLR must be handled as Unexpected Completions, unless the Function has been re-enabled to issue Requests.

- □ Root Complex handling of a Completion with Configuration Request Retry Status for a Configuration Request is implementation specific, except for the period following system reset (see Section 6.6). For Root Complexes that support CRS Software Visibility, the following rules apply:
  - If CRS Software Visibility is not enabled, the Root Complex must re-issue the Configuration Request as a new Request.
  - If CRS Software Visibility is enabled (see below):
    - ♦ For a Configuration Read Request that includes both bytes of the Vendor ID field of a device Function's Configuration Space Header, the Root Complex must complete the Request to the host by returning a read-data value of 0001h for the Vendor ID field and all '1's for any additional bytes included in the request. This read-data value has been reserved specifically for this use by the PCI-SIG and does not correspond to any assigned Vendor ID.

5

10

15

20

25

30

♦ For a Configuration Write Request or for any other Configuration Read Request, the Root Complex must re-issue the Configuration Request as a new Request.

A Root Complex implementation may choose to limit the number of Configuration Request/CRS Completion Status loops before determining that something is wrong with the target of the Request and taking appropriate action, e.g., complete the Request to the host as a failed transaction.

CRS Software Visibility may be enabled through the CRS Software Visibility Enable bit in the Root Control register (see Section 7.8.12) to control Root Complex behavior on an individual Root Port basis. Alternatively, Root Complex behavior may be managed through the CRS Software Visibility Enable bit in an RCRB Header Capability as described in Section 7.8.12, permitting the behavior of one or more Root Ports or Root Complex Integrated Endpoints to be controlled by a single Enable bit. For this alternate case, each Root Port or Integrated Endpoint declares its association with a particular Enable bit via an RCRB header association in a Root Complex Link Declaration Capability (see Section 7.13). Each Root Port or Integrated Endpoint is permitted to be controlled by at most one Enable bit. Thus, for example, it is prohibited for a Root Port whose Root Control register contains an Enable bit to declare an RCRB header association to an RCRB that also includes an Enable bit in its RCRB Header Capability. The presence of an Enable bit in a Root Port or RCRB Header Capability is indicated by the corresponding CRS Software Visibility bit (see Sections 7.8.13 and 7.20.3, respectively).

- ☐ Completions with a Configuration Request Retry Status in response to a Request other than a Configuration Request are illegal. Receivers may optionally report these violations as Malformed TLPs
  - This is a reported error associated with the Receiving Port (see Section 6.2)
- Completions with a Reserved Completion Status value are treated as if the Completion Status was Unsupported Request (UR)
  - ☐ Completions with a Completion Status of Unsupported Request or Completer Abort are reported using the conventional PCI reporting mechanisms (see Section 7.5.1.2)
    - Note that the error condition that triggered the generation of such a Completion is reported by the Completer as described in Section 6.2
  - ☐ When a Read Completion is received with a Completion Status other than Successful Completion:
    - No data is included with the Completion

5

10

15

20

30

◆ The Cpl (or CplLk) encoding is used instead of CplD (CplDLk)

- This Completion is the final Completion for the Request.
  - The Requester must consider the Request terminated, and not expect additional Completions.
    - Handling of partial Completions Received earlier is implementation specific.

Example: The Requester received 32 bytes of Read data for a 128-byte Read Request it had issued, then a Completion with the Completer Abort Completion Status. The Requester then must free the internal resources which had been allocated for that particular Read Request.



10

15

20

# IMPLEMENTATION NOTE

#### Read Data Values with UR Completion Status

Some system configuration software depends on reading a data value of all 1's when a Configuration Read Request is terminated as an Unsupported Request, particularly when probing to determine the existence of a device in the system. A Root Complex intended for use with software that depends on a read-data value of all 1's must synthesize this value when UR Completion Status is returned for a Configuration Read Request.

#### **Transaction Ordering** 2.4.

#### Transaction Ordering Rules 2.4.1.

Table 2-24 defines the ordering requirements for PCI Express Transactions. The rules defined in this table apply uniformly to all types of Transactions on PCI Express including Memory, I/O, Configuration, and Messages. The ordering rules defined in this table apply within a single Traffic Class (TC). There is no ordering requirement among transactions with different TC labels. Note that this also implies that there is no ordering required between traffic that flows through different Virtual Channels since transactions with the same TC label are not allowed to be mapped to multiple VCs on any PCI Express Link.

For Table 2-24, the columns represent a first issued transaction and the rows represent a subsequently issued transaction. The table entry indicates the ordering relationship between the two transactions. The table entries are defined as follows:

25	Yes—the second transaction (row) must be allowed to pass the first (column) to avoid deadlock. (When blocking occurs, the second transaction is required to pass the first transaction. Fairness must be comprehended to prevent starvation.)
	Y/N-there are no requirements. The second transaction may optionally pass the first transaction or be blocked by it.
30	No-the second transaction must not be allowed to pass the first transaction. This is required to support the Producer-Consumer strong ordering model.

Table 2-24: Ordering Rules Summary Table

		Posted Request	Non-Posted Request		Completion	
Row Pass Column?		Memory Write or Message Request (Col 2)	Read Request (Col 3)	I/O or Configuration Write Request (Col 4)	Read Completion (Col 5)	I/O or Configuration Write Completion (Col 6)
Posted Request	Memory Write or Message Request (Row A)	a) No b) Y/N	Yes	Yes	a) Y/N b) Yes	a) Y/N b) Yes
Non-Posted Request	Read Request (Row B)	No	Y/N	Y/N	Y/N	Y/N
	VO or Configuration Write Request (Row C)	No	Y/N	Y/N	Y/N	Y/N
uo	Read Completion (Row D)	a) No b)Y/N	Yes	Yes	a) Y/N b) No	Y/N
Completion	I/O or Configuration Write Completion (Row E)	Y/N	Yes	Yes	Y/N	Y/N

#### Explanation of the entries in Table 2-24:

- A2 a A Memory Write or Message Request with the Relaxed Ordering Attribute bit clear (0b) must not pass any other Memory Write or Message Request.
- A2 b A Memory Write or Message Request with the Relaxed Ordering Attribute bit set (1b) is permitted to pass any other Memory Write or Message Request.
- A3, A4 A Memory Write or Message Request must be allowed to pass Read Requests and I/O or Configuration Write Requests to avoid deadlocks.
- A5, A6 a Endpoints, Switches, and Root Complex may allow Memory Write and Message Requests to pass Completions or be blocked by Completions.
- A5, A6 b PCI Express to PCI Bridges and PCI Express to PCI-X Bridges, when operating the PCI/PCI-X bus segment in conventional mode, must allow Memory Write and Message Requests to pass Completions traveling in the PCI Express to PCI direction (Primary side of Bridge to Secondary side of Bridge) to avoid deadlock.
- B2, C2 These Requests cannot pass a Memory Write or Message Request. This preserves strong write ordering required to support Producer/Consumer usage model.
- B3, B4,

5

10

15

C3, C4 Read Requests and I/O or Configuration Write Requests are permitted to be blocked by or to pass other Read Requests and I/O or Configuration Write Requests.

	B5, B6, C5, C6	These Requests are permitted to be blocked by or to pass Completions.
	D2 a	If the Relaxed Ordering attribute bit is not set, then a Read Completion cannot pass a previously enqueued Memory Write or Message Request.
5	D2 b	If the Relaxed Ordering attribute bit is set, then a Read Completion is permitted to pass a previously enqueued Memory Write or Message Request.
	D3, D4,	
	E3, E4	Completions must be allowed to pass Read and I/O or Configuration Write Requests to avoid deadlocks.
10	D5 a	Read Completions associated with different Read Requests are allowed to be blocked by or to pass each other.
	D5 b	Read Completions for one Request (will have the same Transaction ID) must return in address order.
15	D6	Read Completions are permitted to be blocked by or to pass I/O or Configuration Write Completions.
	E2	I/O or Configuration Write Completions are permitted to be blocked by or to pass Memory Write and Message Requests. Such Transactions are actually moving in the opposite direction and, therefore, have no ordering relationship.
20	E5, E6	I/O or Configuration Write Completions are permitted to be blocked by or to pass Read Completions and other I/O or Configuration Write Completions.
	Additional	Rules:
25	Relaxe moving unmod written	express Switches are permitted to allow a Memory Write or Message Request with the d Ordering bit set to pass any previously posted Memory Write or Message Request g in the same direction. Switches must forward the Relaxed Ordering attribute lified. The Root Complex is also permitted to allow data bytes within the Request to be a to system memory in any order. (The bytes must be written to the correct system ry locations. Only the order in which they are written is unspecified).
		oot Complex and Switch, Memory Write combining (as defined in the <i>PCI Local Bus ation</i> , <i>Revision 3.0</i> ) is prohibited.
30	contro	This is required so that devices can be permitted to optimize their receive buffer and l logic for Memory Write sizes matching their natural expected sizes, rather than being ed to support the maximum possible Memory Write payload size.
	☐ Combi	ning of Memory Read Requests, and/or Completions for different Requests is prohibited.
	☐ The N	o Snoop bit does not affect the required ordering behavior.

#### PCI EXPRESS BASE SPECIFICATION, REV. 2.0

		For Root Ports and Switch Downstream Ports, acceptance of a Posted Request or Completion must not depend upon the transmission of a Non-Posted Request within the same traffic class. <sup>13</sup>
5		For Switch Upstream Ports, acceptance of a Posted Request or Completion must not depend upon the transmission on a Downstream Port of Non-Posted Request within the same traffic class. <sup>13</sup>
		For Endpoint, Bridge, and Switch Upstream Ports, the acceptance of a Posted Request must not depend upon the transmission of any TLP from that same Upstream Port within the same traffic class. 13
10		For Endpoint, Bridge, and Switch Upstream Ports, the acceptance of a Non-posted Request must not depend upon the transmission of a Non-Posted Request from that same Upstream Port within the same traffic class. <sup>13</sup>
		For Endpoint, Bridge, and Switch Upstream Ports, the acceptance of a Completion must not depend upon the transmission of any TLP from that same Upstream Port within the same traffic class. 13
15		Note that Endpoints are never permitted to block acceptance of a Completion
		Completions issued for Non-Posted requests must be returned in the same Traffic Class as the corresponding Non-Posted request.
		Root Complexes that support peer-to-peer operation and Switches must enforce these transaction ordering rules for all forwarded traffic.
20	or	ensure deadlock-free operation, devices should not forward traffic from one Virtual Channel to other. The specification of constraints used to avoid deadlock in systems where devices forward translate transactions between Virtual Channels is outside the scope of this document (see pendix D for a discussion of relevant issues).

<sup>&</sup>lt;sup>13</sup> Satisfying the above rules is a necessary, but not sufficient condition to ensure deadlock free operation. Deadlock free operation is dependent upon the system topology, the number of Virtual Channels supported and the configured traffic class to Virtual Channel mappings. Specification of platform and system constraints to ensure deadlock free operation is outside the scope of this specification (see Appendix D for a discussion of relevant issues).



# IMPLEMENTATION NOTE

#### Large Memory Reads vs. Multiple Smaller Memory Reads

Note that the rule associated with entry D5b in Table 2-24 ensures that for a single Memory Read Request serviced with multiple Completions, the Completions will be returned in address order. However, the rule associated with entry D5a permits that different Completions associated with distinct Memory Read Requests may be returned in a different order than the issue order for the Requests. For example, if a device issues a single Memory Read Request for 256 bytes from location 1000h, and the Request is returned using two Completions (see Section 2.3.1.1) of 128 bytes each, it is guaranteed that the two Completions will return in the following order:

1<sup>st</sup> Completion returned: Data from 1000h to 107Fh.

2<sup>nd</sup> Completion returned: Data from 1080h to 10FFh.

However, if the device issues two Memory Read Requests for 128 bytes each, first to location 1000h, 10 then to location 1080h, the two Completions may return in either order:

1<sup>st</sup> Completion returned: Data from 1000h to 107Fh.

2<sup>nd</sup> Completion returned: Data from 1080h to 10FFh.

– or –

15

20

25

30

1<sup>st</sup> Completion returned: Data from 1080h to 10FFh.

2<sup>nd</sup> Completion returned: Data from 1000h to 107Fh.

#### Update Ordering and Granularity Observed by a 2.4.2. Read Transaction

If a Requester using a single transaction reads a block of data from a Completer, and the Completer's data buffer is concurrently being updated, the ordering of multiple updates and granularity of each update reflected in the data returned by the read is outside the scope of this specification. This applies both to updates performed by PCI Express write transactions and updates performed by other mechanisms such as host CPUs updating host memory.

If a Requester using a single transaction reads a block of data from a Completer, and the Completer's data buffer is concurrently being updated by one or more entities not on the PCI Express fabric, the ordering of multiple updates and granularity of each update reflected in the data returned by the read is outside the scope of this specification.

As an example of update ordering, assume that the block of data is in host memory, and a host CPU writes first to location A and then to a different location B. A Requester reading that data block with a single read transaction is not guaranteed to observe those updates in order. In other words, the Requester may observe an updated value in location B and an old value in location A, regardless of the placement of locations A and B within the data block. Unless a Completer makes its own guarantees (outside this specification) with respect to update ordering, a Requester that relies on

update ordering must observe the update to location B via one read transaction before initiating a subsequent read to location A to return its updated value.

As an example of update granularity, if a host CPU writes a QWORD to host memory, a Requester reading that QWORD from host memory may observe a portion of the QWORD updated and another portion of it containing the old value.

While not required by this specification, it is strongly recommended that host platforms guarantee that when a host CPU writes aligned DWORDs or aligned QWORDs to host memory, the update granularity observed by a PCI Express read will not be smaller than a DWORD.



5

10

20

# IMPLEMENTATION NOTE

#### No Ordering Required Between Cachelines

A Root Complex serving as a Completer to a single Memory Read that requests multiple cachelines from host memory is permitted to fetch multiple cachelines concurrently, to help facilitate multicacheline completions, subject to Max\_Payload\_Size. No ordering relationship between these cacheline fetches is required.

#### Update Ordering and Granularity Provided by a Write 2.4.3. Transaction

If a single write transaction containing multiple DWORDs and the Relaxed Ordering bit clear is accepted by a Completer, the observed ordering of the updates to locations within the Completer's data buffer must be in increasing address order. This semantic is required in case a PCI or PCI-X Bridge along the path combines multiple write transactions into the single one. However, the observed granularity of the updates to the Completer's data buffer is outside the scope of this specification.

While not required by this specification, it is strongly recommended that host platforms guarantee that when a PCI Express write updates host memory, the update granularity observed by a host CPU will not be smaller than a DWORD.

As an example of update ordering and granularity, if a Requester writes a QWORD to host memory, in some cases a host CPU reading that QWORD from host memory could observe the first DWORD updated and the second DWORD containing the old value.

#### Virtual Channel (VC) Mechanism 2.5.

The Virtual Channel (VC) mechanism provides support for carrying, throughout the fabric, traffic 25 that is differentiated using TC labels. The foundation of VCs are independent fabric resources (queues/buffers and associated control logic). These resources are used to move information across Links with fully independent flow-control between different VCs. This is key to solving the problem of flow-control induced blocking where a single traffic flow may create a bottleneck for all traffic within the system. 30

Traffic is associated with VCs by mapping packets with particular TC labels to their corresponding VCs. The VC and MFVC mechanisms allow flexible mapping of TCs onto the VCs. In the simplest form, TCs can be mapped to VCs on a 1:1 basis. To allow performance/cost tradeoffs, PCI Express provides the capability of mapping multiple TCs onto a single VC. Section 2.5.2 covers details of TC to VC mapping.

A Virtual Channel is established when one or multiple TCs are associated with a physical VC resource designated by VC ID. This process is controlled by configuration software as described in Sections 6.3, 7.11, and 7.18.

Support for TCs and VCs beyond default TC0/VC0 pair is optional. The association of TC0 with VC0 is fixed, i.e., "hardwired," and must be supported by all components. Therefore the baseline TC/VC setup does not require any VC-specific hardware or software configuration. In order to ensure interoperability, components that do not implement the optional Virtual Channel Capability structure must obey the following rules:

- A Requester must only generate requests with TC0 label. (Note that if the Requester initiates requests with a TC label other than TC0, the requests may be treated as malformed by the component on the other side of the Link that implements the extended VC capability and applies TC filtering.)
  - A Completer must accept requests with TC label other than TC0, and must preserve the TC label, i.e., any completion that it generates must have the same TC label as the label of the request.
  - A Switch must map all TCs to VC0 and must forward all transactions regardless of the TC label.

A PCI Express Endpoint or Root Complex that intends to be a Requester that can issue requests with TC label other than TC0 must implement the Virtual Channel Capability structure, even if it only supports the default VC. This is required in order to enable mapping of TCs beyond the default configuration. It must follow the TC/VC mapping rules according to the software programming of the VC and MFVC Capability structures.

Figure 2-24 illustrates the concept of Virtual Channel. Conceptually, traffic that flows through VCs is multiplexed onto a common physical Link resource on the Transmit side and de-multiplexed into separate VC paths on the Receive side.

5

10

15




Figure 2-24: Virtual Channel Concept – An Illustration

Internal to the Switch, every Virtual Channel requires dedicated physical resources (queues/buffers and control logic) that support independent traffic flows inside the Switch. Figure 2-25 shows conceptually the VC resources within the Switch (shown in Figure 2-24) that are required to support traffic flow in the Upstream direction.




Figure 2-25: Virtual Channel Concept – Switch Internals (Upstream Flow)

A multi-Function device may implement Virtual Channel resources similar to a subset of those in a Switch, for the purpose of managing the QoS for Upstream requests from the different Functions to the device's Upstream Egress Port.



## IMPLEMENTATION NOTE

#### VC and VC Buffering Considerations

The amount of buffering beyond the architectural minimums per supported VC is implementationspecific.

Buffering beyond the architectural minimums is not required to be identical across all VCs on a given Link, i.e., an implementation may provide greater buffer depth for selected VCs as a function of implementation usage models and other Link attributes, e.g., Link width and signaling.

Implementations may adjust their buffering per VC based on implementation-specific policies derived from configuration and VC enablement, e.g., if a four VC implementation has only two VCs enabled, the implementation may assign the non-enabled VC buffering to the enabled VCs to improve fabric efficiency/performance by reducing the probability of fabric backpressure due to Link-level flow control.

The number of VCs supported, and the associated buffering per VC per Port, are not required to be the same for all Ports of a multi-Port component (a Switch or Root Complex).

#### Virtual Channel Identification (VC ID) 2.5.1.

PCI Express Ports can support 1-8 Virtual Channels – each Port is independently configured/managed therefore allowing implementations to vary the number of VCs supported per Port based on usage model-specific requirements. These VCs are uniquely identified using the Virtual Channel Identification (VC ID) mechanism.

Note that while DLLPs contain VC ID information for Flow Control accounting, TLPs do not. The association of TLPs with VC ID for the purpose of Flow Control accounting is done at each Port of the Link using TC to VC mapping as discussed in Section 2.5.2.

- All Ports that support more than VC0 must provide at least one VC Capability structure according 20 to the definition in Section 7.11. A multi-Function device is permitted to implement the MFVC Capability structure, as defined in Section 7.18. Providing these extended structures are optional for Ports that support only the default TC0/VC0 configuration. Configuration software is responsible for configuring Ports on both sides of the Link for a matching number of VCs. This is accomplished by scanning the hierarchy and using VC or MFVC Capability registers associated with Ports (that support more than default VC0) to establish the number of VCs for the Link. Rules for assigning VC ID to VC hardware resources within a Port are as follows:
  - ☐ VC ID assignment must be unique per Port The same VC ID cannot be assigned to different VC hardware resources within the same Port.
- ☐ VC ID assignment must be the same (matching in the terms of numbers of VCs and their IDs) 30 for the two Ports on both sides of a Link.
  - ☐ If a multi-Function device implements an MFVC Capability structure, its VC hardware resources are distinct from the VC hardware resources associated with any VC Capability structures of its Functions. The VC ID uniqueness requirement (first bullet above) still applies individually for

the MVFC and any VC Capability structures. In addition, the VC ID cross-Link matching requirement (second bullet above) applies for the MFVC Capability structure, but not the VC Capability structures of the Functions.

□ VC ID 0 is assigned and fixed to the default VC.

### 2.5.2. TC to VC Mapping

Every Traffic Class that is supported must be mapped to one of the Virtual Channels. The mapping of TC0 to VC0 is fixed.

The mapping of TCs other than TC0 is system software specific. However, the mapping algorithm must obey the following rules:

- One or multiple TCs can be mapped to a VC.
- One TC must not be mapped to multiple VCs in any Port or Endpoint Function.
  - ☐ TC/VC mapping must be identical for Ports on both sides of a Link.

Table 2-25 provides an example of TC to VC mapping.

Table 2-25: TC to VC Mapping Example

Supported VC Configurations	TC/VC Mapping Options
VC0	TC(0-7)/VC0
VC0, VC1	TC(0-6)/VC0, TC7/VC1
VC0-VC3	TC(0-1)/VC0, TC(2-4)/VC1, TC(5-6)/VC2, TC7/VC3
VC0-VC7	TC[0:7]/VC[0:7]

#### Notes on conventions:

- $\Box$  TCn/VCk = TCn mapped to VCk
- TC(n-m)/VCk = all TCs in the range n-m mapped to VCk (i.e., to the same VC)
  - $\Box$  TC[n:m]/VC[n:m] = TCn/VCn, TCn<sub>+1</sub>/ VCn<sub>+1</sub> ..., TCm/VCm

Figure 2-26 provides a graphical illustration of TC to VC mapping in several different Link configurations. For additional considerations on TC/VC, refer to Section 6.3.




Figure 2-26: An Example of TC/VC Configurations

### 2.5.3. VC and TC Rules

Here is a summary of key rules associated with the TC/VC mechanism:

- ☐ All devices must support the general purpose I/O Traffic Class, i.e., TC0 and must implement the default VC0.
- ☐ Each Virtual Channel (VC) has independent Flow Control.
- ☐ There are no ordering relationships required between different TCs
- ☐ There are no ordering relationships required between different VCs
- A Switch's peer-to-peer capability applies to all Virtual Channels supported by the Switch.
- A multi-Function device's peer-to-peer capability between different Functions applies to all Virtual Channels supported by the multi-Function device.
  - ☐ Transactions with a TC that is not mapped to any enabled VC in an Ingress Port are treated as Malformed TLPs by the receiving device.

- ☐ For Switches, transactions with a TC that is not mapped to any of the enabled VCs in the target Egress Port are treated as Malformed TLPs.
- ☐ For a Root Port, transactions with a TC that is not mapped to any of the enabled VCs in the target RCRB are treated as Malformed TLPs.
- ☐ For multi-Function devices with an MFVC Capability structure, any transaction with a TC that is not mapped to an enabled VC in the MFVC Capability structure is treated as a Malformed TLP.
  - ☐ Switches must support independent TC/VC mapping configuration for each Port.
  - A Root Complex must support independent TC/VC mapping configuration for each RCRB, the associated Root Ports, and any Root Complex Integrated Endpoints.
- For more details on the VC and TC mechanisms, including configuration, mapping, and arbitration, refer to Section 6.3.

### 2.6. Ordering and Receive Buffer Flow Control

15

20

25

Flow Control (FC) is used to prevent overflow of Receiver buffers and to enable compliance with the ordering rules defined in Section 2.4. Note that the Flow Control mechanism is used by the Requester to track the queue/buffer space available in the agent across the Link as shown in Figure 2-27. That is, Flow Control is point-to-point (across a Link) and not end-to-end. Flow Control does not imply that a Request has reached its ultimate Completer.




Figure 2-27: Relationship Between Requester and Ultimate Completer

Flow Control is orthogonal to the data integrity mechanisms used to implement reliable information exchange between Transmitter and Receiver. Flow Control can treat the flow of TLP information from Transmitter to Receiver as perfect, since the data integrity mechanisms ensure that corrupted and lost TLPs are corrected through retransmission (see Section 3.5).

Each Virtual Channel maintains an independent Flow Control credit pool. The FC information is conveyed between two sides of the Link using DLLPs. The VC ID field of the DLLP is used to carry the Virtual Channel Identification that is required for proper flow-control credit accounting.

Flow Control mechanisms used internally within a multi-Function device are outside the scope of this specification.

Flow Control is handled by the Transaction Layer in cooperation with the Data Link Layer. The Transaction Layer performs Flow Control accounting functions for Received TLPs and "gates" TLP Transmissions based on available credits for transmission.

Note: Flow Control is a function of the Transaction Layer and, therefore, the following types of information transmitted on the interface are not associated with Flow Control Credits: LCRC, Packet Framing Symbols, other Special Symbols, and Data Link Layer to Data Link Layer intercommunication packets. An implication of this fact is that these types of information must be processed by the Receiver at the rate they arrive (except as explicitly noted in this specification).

Also, any TLPs transferred from the Transaction Layer to the Data Link and Physical Layers must have first passed the Flow Control "gate." Thus, both Transmit and Receive Flow Control mechanisms are unaware if the Data Link Layer transmits a TLP repeatedly due to errors on the Link.

### 2.6.1. Flow Control Rules

10	n this and other sections of this specification, rules are described using conceptual "registers" that levice could use in order to implement a compliant implementation. This description does not mply or require a particular implementation and is used only to clarify the requirements.	at a
	Flow Control information is transferred using Flow Control Packets (FCPs), which are a type DLLP (see Section 3.4)	of
15	The unit of Flow Control credit is 4 DW for data	
	For headers, the unit of Flow Control credit is one maximum-size header plus TLP digest	
	■ Each Virtual Channel has independent Flow Control	
	Flow Control distinguishes three types of TLPs (note relationship to ordering rules – see Section 2.4):	
20	• Posted Requests (P) – Messages and Memory Writes	
	• Non-Posted Requests (NP) – All Reads, I/O, and Configuration Writes	
	• Completions (CPL) – Associated with corresponding NP Requests	
	In addition, Flow Control distinguishes the following types of TLP information within each of the three types:	of
25	• Headers (H)	
	• Data (D)	

☐ Thus, there are six types of information tracked by Flow Control for each Virtual Channel, as shown in Table 2-26.

Table 2-26: Flow Control Credit Types

Credit Type Applies to This Type of TLP Information			
PH	Posted Request headers		
PD	Posted Request Data payload		
NPH	Non-Posted Request headers		
NPD	Non-Posted Request Data payload		
CPLH	Completion headers		
CPLD	Completion Data payload		

☐ TLPs consume Flow Control credits as shown in Table 2-27.

Table 2-27: TLP Flow Control Credit Consumption

TLP	Credit Consumed <sup>14</sup>
Memory, I/O, Configuration Read Request	1 NPH unit
Memory Write Request	1 PH + n PD units <sup>15</sup>
I/O, Configuration Write Request	1 NPH + 1 NPD
	Note: size of data written is never more than 1 (aligned) DW
Message Requests without data	1 PH unit
Message Requests with data	1 PH + n PD units
Memory Read Completion	1 CPLH + n CPLD units
I/O, Configuration Read Completions	1 CPLH unit + 1 CPLD unit
I/O, Configuration Write Completions	1 CPLH unit

Components must implement independent Flow Control for all Virtual Channels that are
supported by that component.

☐ Flow Control is initialized autonomously by hardware only for the default Virtual Channel (VC0)

• VC0 is initialized when the Data Link Layer is in the DL\_Init state following reset (see Sections 3.2 and 3.3)

5

<sup>&</sup>lt;sup>14</sup> Each header credit implies the ability to accept a TLP Digest along with the corresponding TLP.

<sup>&</sup>lt;sup>15</sup> For all cases where "n" appears, n = Roundup(Length/FC unit size).

- ☐ When other Virtual Channels are enabled by software, each newly enabled VC will follow the Flow Control initialization protocol (see Section 3.3)
  - Software enables a Virtual Channel by setting the VC Enable bits for that Virtual Channel in both components on a Link (see Sections 7.11 and 7.18)
  - Note: It is possible for multiple VCs to be following the Flow Control initialization protocol simultaneously each follows the initialization protocol as an independent process
- ☐ Software disables a Virtual Channel by clearing the VC Enable bits for that Virtual Channel in both components on a Link
  - Disabling a Virtual Channel for a component resets the Flow Control tracking mechanisms for that Virtual Channel in that component
- ☐ InitFC1 and InitFC2 FCPs are used only for Flow Control initialization (see Section 3.3)
- ☐ An InitFC1, InitFC2, or UpdateFC FCP that specifies a Virtual Channel that is disabled is discarded without effect
- During FC initialization for any Virtual Channel, including the default VC initialized as a part of Link initialization, Receivers must initially advertise VC credit values equal to or greater than those shown in Table 2-28.

Table 2-28: Minimum Initial Flow Control Advertisements<sup>16</sup>

Credit Type	Minimum Advertisement
PH	1 unit – credit value of 01h
PD	Largest possible setting of the Max_Payload_Size for the component divided by FC Unit Size. For a multi-Function device, this includes all Functions in the device.
	Example: If the largest Max_Payload_Size value supported is 1024 bytes, the smallest permitted initial credit value would be 040h.
NPH	1 unit – credit value of 01h
NPD	1 unit – credit value of 01h
CPLH	Root Complex (supporting peer-to-peer traffic between all Root Ports) and Switch: 1 FC unit - credit value of 01h
	Root Complex (not supporting peer-to-peer traffic between all Root Ports) and Endpoint: infinite FC units - initial credit value of all 0s <sup>17</sup>

10

<sup>&</sup>lt;sup>16</sup> PCI Express to PCI/PCI-X Bridge requirements are addressed in the *PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0.* 

<sup>&</sup>lt;sup>17</sup> This value is interpreted as infinite by the Transmitter, which will, therefore, never throttle.

Credit Type	Minimum Advertisement
CPLD	Root Complex (supporting peer-to-peer traffic between all Root Ports) and Switch: Largest possible setting of the Max_Payload_Size for the component divided by FC Unit Size.,
	Root Complex (not supporting peer-to-peer traffic between all Root Ports) and Endpoint: infinite FC units - initial credit value of all 0s

A Root Complex that does not support peer-to-peer traffic between all Root Ports must advertise infinite Completion credits.

5

10

20

- A Root Complex that supports peer-to-peer traffic between all Root Ports may optionally advertise non-infinite Completion credits. In this case, the Root Complex must ensure that deadlocks are avoided and forward progress is maintained for completions directed towards the Root Complex. Note that temporary stalls of completion traffic (due to a temporary lack of credit) are possible since Non-Posted requests forwarded by the RC may not have explicitly allocated completion buffer space.
- A Receiver must never cumulatively issue more than 2047 outstanding unused credits to the Transmitter for data payload or 127 for header.
  - Components may optionally check for violations of this rule. If a component implementing
    this check determines a violation of this rule, the violation is a Flow Control Protocol Error
    (FCPE).
    - If checked, this is a reported error associated with the Receiving Port (see Section 6.2)
- If an Infinite Credit advertisement (value of 00h or 000h) has been made during initialization, no Flow Control updates are required following initialization.
  - If UpdateFC DLLPs are sent, the credit value fields must be set to zero and must be ignored by the Receiver. The Receiver may optionally check for non-zero update values (in violation of this rule). If a component implementing this check determines a violation of this rule, the violation is a Flow Control Protocol Error (FCPE)
    - If checked, this is a reported error associated with the Receiving Port (see Section 6.2)
  - If only the Data or header advertisement (but not both) for a given type (N, NP, or CPL) has been made with infinite credits during initialization, the transmission of UpdateFC DLLPs is still required, but the credit field corresponding to the Data/header (advertised as infinite) must be set to zero and must be ignored by the Receiver.
    - The Receiver may optionally check for non-zero update values (in violation of this rule). If a Receiver implementing this check determines a violation of this rule, the violation is a Flow Control Protocol Error (FCPE)
      - If checked, this is a reported error associated with the Receiving Port (see Section 6.2)

- ☐ A received TLP using a VC that is not enabled is a Malformed TLP
  - VC0 is always enabled

10

15

20

25

- For VCs 1-7, a VC is considered enabled when the corresponding VC Enable bit in the VC Resource Control register has been set to 1b, and once FC negotiation for that VC has exited the FC\_INIT1 state and progressed to the FC\_INIT2 state (see Section 3.3)
- This is a reported error associated with the Receiving Port (see Section 6.2)
- ☐ TLP transmission using any VC 0-7 is not permitted until initialization for that VC has completed by exiting FC\_INIT2 state

For VCs 1-7, software must use the VC Negotiation Pending bit in the VC Resource Status register to ensure that a VC is not used until negotiation has completed by exiting the FC\_INIT2 state in both components on a Link.

### 2.6.1.1. FC Information Tracked by Transmitter

- ☐ For each type of information tracked, there are two quantities tracked for Flow Control TLP Transmission gating:
  - CREDITS\_CONSUMED
    - ◆ Count of the total number of FC units consumed by TLP Transmissions made since Flow Control initialization, modulo 2<sup>[Field Size]</sup> (where [Field Size] is 8 for PH, NPH, and CPLH and 12 for PD, NPD and CPLD).
    - ♦ Set to all 0's at interface initialization
    - Updated for each TLP the Transaction Layer allows to pass the Flow Control gate for Transmission
      - Updated as shown:

CREDITS\_CONSUMED :=
(CREDITS\_CONSUMED + Increment) mod 2<sup>[Field Size]</sup>

Where Increment is the size in FC credits of the corresponding part of the TLP passed through the gate, and [Field Size] is 8 for PH, NPH, and CPLH and 12 for PD, NPD, and CPLD

#### • CREDIT LIMIT

5

10

15

20

25

30

35

- ♦ The most recent number of FC units legally advertised by the Receiver. This quantity represents the total number of FC credits made available by the Receiver since Flow Control initialization, , modulo 2<sup>[Field Size]</sup> (where [Field Size] is 8 for PH, NPH, and CPLH and 12 for PD, NPD, and CPLD).
- ♦ Undefined at interface initialization
- Set to the value indicated during Flow Control initialization
- ♦ For each FC update received,
  - if CREDIT\_LIMIT is not equal to the update value, set CREDIT\_LIMIT to update value
- The Transmitter gating function must determine if sufficient credits have been advertised to permit the transmission of a given TLP. If the Transmitter does not have enough credits to transmit the TLP, it must block the transmission of the TLP, possibly stalling other TLPs that are using the same Virtual Channel. The Transmitter must follow the ordering and deadlock avoidance rules specified in Section 2.4, which require that certain types of TLPs must bypass other specific types of TLPs when the latter are blocked. Note that TLPs using different Virtual Channels have no ordering relationship, and must not block each other.
- ☐ The Transmitter gating function test is performed as follows:
  - For each required type of credit, the number of credits required is calculated as:

```
CUMULATIVE_CREDITS_REQUIRED =

(CREDITS_CONSUMED +

<credit units required for pending TLP>) mod 2<sup>[Field Size]</sup>
```

• Unless CREDIT\_LIMIT was specified as "infinite" during Flow Control initialization, the Transmitter is permitted to Transmit a TLP if, for each type of information in the TLP, the following equation is satisfied (using unsigned arithmetic):

```
(CREDIT_LIMIT –
CUMULATIVE_CREDITS_REQUIRED) mod 2<sup>[Field Size]</sup>
<= 2<sup>[Field Size]</sup> / 2
```

If CREDIT\_LIMIT was specified as "infinite" during Flow Control initialization, then the gating function is unconditionally satisfied for that type of credit.

Note that some types of Transactions require more than one type of credit. (For example, Memory Write requests require PH and PD credits.)

Ш	When accounting	for credit	use and	return,	information	from	different	TLPs is	never	mixed
	within one credit.									

- ☐ When some TLP is blocked from Transmission by a lack of FC Credit, Transmitters must follow the ordering rules specified in Section 2.4 when determining what types of TLPs must be permitted to bypass the stalled TLP.
  - ☐ The return of FC credits for a Transaction must not be interpreted to mean that the Transaction has completed or achieved system visibility.

- Flow Control credit return is used for receive buffer management only, and agents must not make any judgment about the Completion status or system visibility of a Transaction based on the return or lack of return of Flow Control information.
- When a Transmitter sends a nullified TLP (with inverted LCRC and using EDB as the end Symbol), the Transmitter does not modify CREDITS\_CONSUMED for that TLP (see Section 3.5.2.1)

### 2.6.1.2. FC Information Tracked by Receiver

- ☐ For each type of information tracked, the following quantities are tracked for Flow Control TLP Receiver accounting:
  - CREDITS ALLOCATED

10

15

20

25

- ◆ Count of the total number of credits granted to the Transmitter since initialization, modulo 2<sup>[Field Size]</sup> (where [Field Size] is 8 for PH, NPH, and CPLH and 12 for PD, NPD and CPLD)
- ♦ Initially set according to the buffer size and allocation policies of the Receiver
- ♦ This value is included in the InitFC and UpdateFC DLLPs (see Section 3.4)
- ♦ Incremented as the Receiver Transaction Layer makes additional receive buffer space available by processing Received TLPs
  - Updated as shown:

```
CREDITS_ALLOCATED := (CREDITS_ALLOCATED + Increment) mod 2<sup>[Field Size]</sup>
```

Where Increment corresponds to the credits made available, and [Field Size] is 8 for PH, NPH, and CPLH and 12 for PD, NPD, and CPLD

- CREDITS\_RECEIVED (Optional for optional error check described below)
  - ◆ Count of the total number of FC units consumed by valid TLPs Received since Flow Control initialization, modulo 2<sup>[Field Size]</sup> (where [Field Size] is 8 for PH, NPH, and CPLH and 12 for PD, NPD and CPLD)
  - ♦ Set to all 0's at interface initialization

♦ Updated as shown:

5

10

15

20

25

35

```
CREDITS_RECEIVED :=
(CREDITS_ RECEIVED + Increment) mod 2<sup>[Field Size]</sup>
```

(Where Increment corresponds to the credits made available, and [Field Size] is 8 for PH, NPH, and CPLH and 12 for PD, NPD, and CPLD)

for each Received TLP, provided that TLP:

- passes the Data Link Layer integrity checks
- is not malformed or (optionally) is malformed and is not ambiguous with respect to which buffer to release and is mapped to an initialized Virtual Channel
- does not consume more credits than have been allocated (see following rule)
- ☐ If a Receiver implements the CREDITS\_RECEIVED counter, then when a nullified TLP (with inverted LCRC and using EDB as the end Symbol) is received, the Receiver does not modify CREDITS\_RECEIVED for that TLP (see Section 3.5.2.1)
- A Receiver may optionally check for Receiver Overflow errors (TLPs exceeding CREDITS\_ALLOCATED), by checking the following equation, using unsigned arithmetic:

(CREDITS\_ALLOCATED - CREDITS\_RECEIVED) mod 
$$2^{\text{[Field Size]}}$$
 >=  $2^{\text{[Field Size]}}/2$ 

If the check is implemented and this equation evaluates as true, the Receiver must:

- discard the TLP(s) without modifying the CREDITS\_RECEIVED
- de-allocate any resources which it had allocated for the TLP(s)

If checked, this is a reported error associated with the Receiving Port (see Section 6.2)

Note: Following a Receiver Overflow error, Receiver behavior is undefined, but it is encouraged that the Receiver continues to operate, processing Flow Control updates and accepting any TLPs which do not exceed allocated credits.

- ☐ For non-infinite NPH, NPD, PH, and CPLH types, an UpdateFC FCP must be scheduled for Transmission each time the following sequence of events occurs:
  - all advertised FC units for a particular type of credit are consumed by TLPs received
  - one or more units of that type are made available by TLPs processed
- For non-infinite PD and CPLD types, when the number of available credits is less than Max\_Payload\_Size, an UpdateFC FCP must be scheduled for Transmission each time one or more units of that type are made available by TLPs processed
  - For a multi-Function device whose Max\_Payload\_Size settings are identical across all Functions, the common Max\_Payload\_Size setting or larger must be used.
  - For a multi-Function device whose Max\_Payload\_Size settings are not identical across all Functions, the selected Max\_Payload\_Size setting is implementation specific, but it is recommended to use the largest Max\_Payload\_Size setting across all Functions.

- UpdateFC FCPs may be scheduled for Transmission more frequently than is required
- ☐ When the Link is in the L0 or L0s Link state, Update FCPs for each enabled type of non-infinite FC credit must be scheduled for transmission at least once every 30 µs (-0%/+50%), except when the Extended Sync bit of the Control Link register is set, in which case the limit is  $120 \mu s (-0\%/+50\%)$ .
  - A timeout mechanism may optionally be implemented. If implemented, such a mechanism must:
    - be active only when the Link is in the L0 or L0s Link state
    - use a timer with a limit of 200  $\mu$ s (-0%/+50%), where the timer is reset by the receipt of any Init or Update FCP. Alternately, the timer may be reset by the receipt of any DLLP (see Section 3.4)
    - upon timer expiration, instruct the Physical Layer to retrain the Link (via the LTSSM Recovery state, Section 4.2.6.4)
    - if an Infinite Credit advertisement has been made during initialization for all three Flow Control classes, this timeout mechanism must be disabled

Note: The implementation of this optional mechanism is strongly encouraged. It is anticipated that future revisions of this specification may change this mechanism from optional to required.



5

10

15

20

# IMPLEMENTATION NOTE

### Use of "Infinite" FC Advertisement

For a given implementation it is possible that not all of the queue types need to be physically implemented in hardware for all Virtual Channels. For example, since Non-Posted Writes are only allowed on Virtual Channel 0, there is no need to implement a Non-Posted Data queue for Virtual Channels other than VC0. For unimplemented queues, the Receiver can eliminate the need to present the appearance of tracking Flow Control credits by advertising infinite Flow Control credits during initialization.



# IMPLEMENTATION NOTE

### Flow Control Update Frequency

For components subject to receiving streams of TLPs, it is desirable to implement receive buffers larger than the minimum size required to prevent Transmitter throttling due to lack of available credits. Likewise, UpdateFC FCPs must be returned such that the time required to send, receive and process the UpdateFC is sufficient. Table 2-29 and Table 2-30 show recommended values for the frequency of transmission during normal operation based on Link Width and Max\_Payload\_Size values for operation in 2.5 GT/s mode and 5.0 GT/s mode, respectively. Note that the values given in Table 2-29 and Table 2-30 do not account for any delays caused by the Receiver or Transmitter being in L0s. For improved performance and/or power-saving, it may be desirable to use a Flow Control update policy that is more sophisticated than a simple timer. Any such policy is implementation specific, and beyond the scope of this document.

The values are calculated as a function of the largest TLP payload size and Link width. The values are measured at the Port of the TLP Receiver, starting with the time the last Symbol of a TLP in received to the first Symbol of the UpdateFC DLLP being transmitted. The values are calculated using the formula:

15	$\frac{(Max\_Payload\_Size+TLPOverhead)*UpdateFactor}{+InternalDelay}$				
15		LinkWidth			
	where:				
	Max_Payload_Size	The value in the Max_Payload_Size field of the Device Control register. For a multi-Function device, it is recommended that the smallest Max_Payload_Size setting across all Functions is used.			
20	TLP Overhead	Represents the additional TLP components which consume Link bandwidth (header, LCRC, framing Symbols) and is treated here as a constant value of 28 Symbols			
25	UpdateFactor	Represents the number of maximum size TLPs sent during the time between UpdateFC receptions, and is used to balance Link bandwidth efficiency and receive buffer sizes – the value varies according to Max_Payload_Size and Link width, and is included in Table 2-29			
	LinkWidth The operating width of the Link				
30	InternalDelay	Represents the internal processing delays for received TLPs and transmitted DLLPs, and is treated here as a constant value of 19 Symbol Times for 2.5 GT/s mode operation (19 times 4 ns) and 70 Symbol Times for 5.0 GT/s mode operation (70 times 2 ns)			

Table 2-29: UpdateFC Transmission Latency Guidelines for 2.5 GT/s Mode Operation by Link Width and Max Payload (Symbol Times)

	Link within and wax I ayload (Symbol Times)							
		Link Operating Width						
		x1	x2	x4	х8	x12	x16	x32
	128	237	128	73	67	58	48	33
es		UF = 1.4	UF = 1.4	UF = 1.4	UF = 2.5	UF = 3.0	UF = 3.0	UF = 3.0
(bytes)	256	416	217	118	107	90	72	45
=		UF = 1.4	UF = 1.4	UF = 1.4	UF = 2.5	UF = 3.0	UF = 3.0	UF = 3.0
Size	512	559	289	154	86	109	86	52
		UF = 1.0	UF = 1.0	UF = 1.0	UF = 1.0	UF = 2.0	UF = 2.0	UF = 2.0
Payload	1024	1071	545	282	150	194	150	84
은		UF = 1.0	UF = 1.0	UF = 1.0	UF = 1.0	UF = 2.0	UF = 2.0	UF = 2.0
a	2048	2095	1057	538	278	365	278	148
		UF = 1.0	UF = 1.0	UF = 1.0	UF = 1.0	UF = 2.0	UF = 2.0	UF = 2.0
Max	4096	4143	2081	1050	534	706	534	276
2		UF = 1.0	UF = 1.0	UF = 1.0	UF = 1.0	UF = 2.0	UF = 2.0	UF = 2.0

Table 2-30: UpdateFC Transmission Latency Guidelines for 5.0 GT/s Mode Operation by Link Width and Max Payload (Symbol Times)

		Link Operating Width						
		x1	x2	x4	x8	x12	x16	x32
	128	288	179	124	118	109	99	84
es		UF = 1.4	UF = 1.4	UF = 1.4	UF = 2.5	UF = 3.0	UF = 3.0	UF = 3.0
(bytes)	256	467	268	169	158	141	123	96
		UF = 1.4	UF = 1.4	UF = 1.4	UF = 2.5	UF = 3.0	UF = 3.0	UF = 3.0
Size	512	610	340	205	137	160	137	103
I		UF = 1.0	UF = 1.0	UF = 1.0	UF = 1.0	UF = 2.0	UF = 2.0	UF = 2.0
ad	1024	1122	596	333	201	245	201	135
Payload		UF = 1.0	UF = 1.0	UF = 1.0	UF = 1.0	UF = 2.0	UF = 2.0	UF = 2.0
g g	2048	2146	1108	589	329	416	329	199
		UF = 1.0	UF = 1.0	UF = 1.0	UF = 1.0	UF = 2.0	UF = 2.0	UF = 2.0
Max	4096	4194	2132	1101	585	757	585	327
		UF = 1.0	UF = 1.0	UF = 1.0	UF = 1.0	UF = 2.0	UF = 2.0	UF = 2.0

### 2.7. Data Integrity

The basic data reliability mechanism in PCI Express is contained within the Data Link Layer, which uses a 32-bit CRC (LCRC) code to detect errors in TLPs on a Link-by-Link basis, and applies a Link-by-Link retransmit mechanism for error recovery. A TLP is a unit of data and transaction control that is created by a data-source at the "edge" of the PCI Express domain (such as an Endpoint or Root Complex), potentially routed through intermediate components (i.e., Switches) and consumed by the ultimate PCI Express recipient. As a TLP passes through a Switch, the Switch may need to change some control fields without modifying other fields that should not change as the packet traverses the path. Therefore, the LCRC is regenerated by Switches. Data corruption may occur internally to the Switch, and the regeneration of a good LCRC for corrupted data masks the existence of errors. To ensure end-to-end data integrity detection in systems that require high data reliability, a Transaction Layer end-to-end 32-bit CRC (ECRC) can be placed in the TLP Digest field at the end of a TLP. The ECRC covers all fields that do not change as the TLP traverses the path (invariant fields). The ECRC is generated by the Transaction Layer in the source component, and checked (if supported) by the ultimate PCI Express Receiver and optionally by intermediate Receivers. A Switch that supports ECRC checking must check ECRC on TLPs targeting the Switch itself. Such a Switch can optionally check ECRC on TLPs that it forwards. On TLPs that the

10

Switch forwards, the Switch must preserve the ECRC (forward it untouched) as an integral part of the TLP, regardless of whether the Switch checks the ECRC or if the ECRC check fails.

In some cases, the data in a TLP payload is known to be corrupt at the time the TLP is generated, or may become corrupted while passing through an intermediate component, such as a Switch. In these cases, error forwarding, also known as data poisoning, can be used to indicate the corruption to the device consuming the data.

### 2.7.1. ECRC Rules

TLP

5

The capability to generate and check ECRC is reported to software, and the ability to do so is enabled by software (see Section 7.10.7). ☐ If a device Function is enabled to generate ECRC, it must calculate and apply ECRC for all TLPs originated by the Function 10 ☐ Switches must pass TLPs with ECRC unchanged from the Ingress Port to the Egress Port ☐ If a device supports ECRC generation/checking, at least one of its Functions must support Advanced Error Reporting (see Section 6.2) ☐ If a device Function is enabled to check ECRC, it must do so for all TLPs with ECRC where the device is the ultimate PCI Express Receiver 15 • Note that it is still possible for the Function to receive TLPs without ECRC, and these are processed normally – this is not an error Note that a Switch may optionally perform ECRC checking on TLPs passing through the Switch. ECRC Errors detected by the Switch are reported as described in Table 6-4, but do not alter the TLPs' passage through the Switch. 20 A 32-bit ECRC is calculated for the entire TLP (header and data payload) using the following algorithm and appended to the end of the TLP (see Figure 2-3): ☐ The ECRC value is calculated using the following algorithm (see Figure 2-28). ☐ The polynomial used has coefficients expressed as 04C1 1DB7h ☐ The seed value (initial value for ECRC storage registers) is FFFF FFFFh 25 All invariant fields of the TLP header and the entire data payload (if present) are included in the ECRC calculation, all bits in variant fields must be set to 1b for ECRC calculations. • Bit 0 of the Type field is variant 18 The EP field is variant all other fields are invariant 30

☐ ECRC calculation starts with bit 0 of byte 0 and proceeds from bit 0 to bit 7 of each byte of the

<sup>&</sup>lt;sup>18</sup> Bit 0 of the Type field changes when a Configuration Request is changed from Type 1 to Type 0.

☐ The result of the ECRC calculation is complemented, and the complemented result bits are mapped into the 32-bit TLP Digest field as shown in Table 2-31.

Table 2-31: Mapping of Bits into ECRC Field

ECRC Result Bit	Corresponding Bit Position in the 32-bit TLP Digest Field				
0	7				
1	6				
2	5				
3	4				
4	3				
5	2				
6	1				
7	0				
8	15				
9	14				
10	13				
11	12				
12	11				
13	10				
14	9				
15	8				
16	23				
17	22				
18	21				
19	20				
20	19				
21	18				
22	17				
23	16				
24	31				
25	30				
26	29				
27	28				
28	27				
29	26				
30	25				
31	24				

☐ The 32-bit ECRC value is placed in the TLP Digest field at the end of the TLP (see Figure 2-3)		
For TLPs including a TLP Digest field used for an ECRC value, Receivers which support end-to-end data integrity checking, check the ECRC value in the TLP Digest field by:		
<ul> <li>applying the same algorithm used for ECRC calculation (above) to the received TLP, not including the 32-bit TLP Digest field of the received TLP</li> </ul>		
• comparing the calculated result with the value in the TLP Digest field of the received TLP		
Receivers which support end-to-end data integrity checks report violations as an ECRC Error. This reported error is associated with the receiving Port (see Section 6.2).		
How ultimate PCI Express Receivers make use of the end-to-end data integrity check provided through the ECRC is beyond the scope of this document. Intermediate Receivers are still required to forward TLPs whose ECRC checks fail. A PCI Express-to-PCI/PCI-X Bridge is		

classified as an ultimate PCI Express Receiver with regard to ECRC checking.

5




Figure 2-28: Calculation of 32-bit ECRC for TLP End to End Data Integrity Protection



# IMPLEMENTATION NOTE

#### Protection of TD Bit Inside Switches

It is of utmost importance that Switches insure and maintain the integrity of the TD bit in TLPs that they receive and forward (i.e., by applying a special internal protection mechanism), since corruption of the TD bit will cause the ultimate target device to misinterpret the presence or absence of the TLP digest field.

Similarly, it is highly recommended that Switches provide internal protection to other variant fields in TLPs that they receive and forward, as the end-to-end integrity of variant fields is not sustained by the ECRC.



10

20

diagnostics, etc.

# IMPLEMENTATION NOTE

### Data Link Layer Does Not Have Internal TLP Visibility

Since the Data Link Layer does not process the TLP header (it determines the start and end of the TLP based on indications from the Physical Layer), it is not aware of the existence of the TLP Digest field, and simply passes it to the Transaction Layer as a part of the TLP.

#### **Error Forwarding** 2.7.2.

Error Forwarding (also known as data poisoning), is indicated by setting the EP field to 1b. The rules for doing this are specified in Section 2.7.2.2. Here are some examples of cases where Error Forwarding might be used:

☐ Example #1: A read from main memory encounters uncorre		Example #1: A read from main memory encounters uncorrectable error
5	☐ Example #2: Parity error on a PCI write to main memory	
		Example #3: Data integrity error on an internal data buffer or cache.

#### 2.7.2.1. Error Forwarding Usage Model

Error Forwarding is only used for Read Completion Data or Write Data, never for the cases
when the error is in the "header" (request phase, address/command, etc.).
Requests/Completions with header errors cannot be forwarded in general since true destination
cannot be positively known and, therefore, forwarding may cause direct or side effects such as
data corruption, system failures, etc.
Error Forwarding is used for controlled propagation of errors through the system, system

- □ Note that Error forwarding does not cause Link Layer Retry Poisoned TLPs will be retried only if there are transmission errors on the Link as determined by the TLP error detection mechanisms in the Data Link Layer.
  - The Poisoned TLP may ultimately cause the originator of the request to re-issue it (at the Transaction Layer or above) in the case of read operation or to take some other action. Such use of Error Forwarding information is beyond the scope of this specification.

### 2.7.2.2. Rules For Use of Data Poisoning

- Support for TLP poisoning in a Transmitter is optional.
   Data poisoning applies only to the data within a Write Request (Posted or Non-Posted) or a Read Completion.
  - Poisoning of a TLP is indicated by a 1b value in the EP field
  - Transmitters are permitted to set the EP field to 1b only for TLPs that include a data payload. The behavior of the receiver is not specified if the EP bit is set for any TLP that does not include a data payload.
- If a Transmitter supports data poisoning, TLPs that are known to the Transmitter to include bad data must use the poisoning mechanism defined above.
  - Receipt of a Poisoned TLP is a reported error associated with the Receiving Function (see Section 6.2)
  - A Poisoned Configuration Write Request must be discarded by the Completer, and a Completion with a Completion Status of UR is returned (see Section 2.2.9).
    - A Switch must route a Poisoned Configuration Write Request in the same way it would route a non-Poisoned Request, unless the Request addresses the Configuration Space of the Switch itself, in which case the Switch is the Completer for the Request and must follow the above rule.
  - A Poisoned I/O or Memory Write Request, or a Message with data (except for vendor-defined Messages), that addresses a control register or control structure in the Completer must be handled as an Unsupported Request (UR) by the Completer (see Section 2.2.9).
    - A Switch must route a Poisoned I/O or Memory Write Request or Message with data in the same way it would route the same Request if it were not poisoned, unless the Request addresses a control register or control structure of the Switch itself, in which case the Switch is the Completer for the Request and must follow the above rule.

For some applications it may be desirable for the Completer to use poisoned data in Write Requests which do not target control registers or control structures – such use is not forbidden. Similarly, it may be desirable for the Requester to use data marked poisoned in Completions – such use is also not forbidden. The appropriate use of poisoned information is application specific, and is not discussed in this document.

This document does not define any mechanism for determining which part or parts of the data payload of a Poisoned TLP are actually corrupt and which, if any, are not corrupt.

5

10

20

25

30

### 2.8. Completion Timeout Mechanism

15

20

25

In any split transaction protocol, there is a risk associated with the failure of a Requester to receive an expected Completion. To allow Requesters to attempt recovery from this situation in a standard manner, the Completion Timeout mechanism is defined. This mechanism is intended to be activated only when there is no reasonable expectation that the Completion will be returned, and should never occur under normal operating conditions. Note that the values specified here do not reflect expected service latencies, and must not be used to estimate typical response times.

PCI Express device Functions that issue Requests requiring Completions must implement the Completion Timeout mechanism. An exception is made for Configuration Requests (see below). The Completion Timeout mechanism is activated for each Request that requires one or more Completions when the Request is transmitted. Since Switches do not autonomously initiate Requests that need Completions, the requirement for Completion Timeout support is limited only to Root Complexes, PCI Express-PCI Bridges, and Endpoints.

The Completion Timeout mechanism may be disabled by configuration software. The Completion Timeout limit is set in the Completion Timeout Value field of the Device Control 2 register. Refer to Section 7.8.16. A Completion Timeout is a reported error associated with the Requester Function (see Section 6.2).

Note: A Memory Read Request for which there are multiple Completions must be considered completed only when all Completions have been received by the Requester. If some, but not all, requested data is returned before the Completion Timeout timer expires, the Requester is permitted to keep or to discard the data that was returned prior to timer expiration.

Completion timeouts for Configuration Requests have special requirements for the support of PCI Express to PCI/PCI Express bridges. PCI Express to PCI/PCI-X Bridges, by default, are not enabled to return Configuration Request Retry Status (CRS) for Configuration Requests to a PCI/PCI-X device behind the Bridge. This may result in lengthy completion delays that must be comprehended by the Completion Timeout value in the Root Complex. System software may enable PCI Express to PCI/PCI-X Bridges to return Configuration Request Retry Status by setting the Bridge Configuration Retry Enable bit in the Device Control register, subject to the restrictions noted in the PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0.

## 2.9. Link Status Dependencies

### 2.9.1. Transaction Layer Behavior in DL\_Down Status

	the Da	_Down status indicates that there is no connection with another component on the Link, or that connection with the other component has been lost and is not recoverable by the Physical or ta Link Layers. This section specifies the Transaction Layer's behavior when the Data Link Layer outs DL_Down status to the Transaction Layer, indicating that the Link is non-operational.
5		For a Port with DL_Down status, the Transaction Layer is not required to accept received TLPs from the Data Link Layer, provided that these TLPs have not been acknowledged by the Data Link Layer. Such TLPs do not modify receive Flow Control credits.
	Fo	r a Downstream Port, DL_Down status is handled by:
10		initializing back to their default state any buffers or internal states associated with outstanding requests transmitted Downstream
		• Note: Port configuration registers must not be affected, except as required to update status associated with the transition to DL_Down
15		for Non-Posted Requests, forming completions for any Requests submitted by the device core for Transmission, returning Unsupported Request Completion Status, then discarding the Requests
		• This is a reported error associated with the Function for the (virtual) Bridge associated with the Port (see Section 6.2). For Root Ports, the reporting of this error is optional.
		• Non-Posted Requests already being processed by the Transaction Layer, for which it may not be practical to return Completions, are discarded
20		Note: This is equivalent to the case where the Request had been Transmitted but not yet Completed before the Link status became DL_Down
		♦ These cases are handled by the Requester using the Completion Timeout mechanism
		Note: The point at which a Non-Posted Request becomes "uncompletable" is implementation specific.
25		The Port must terminate any PME Turn_Off handshake Requests targeting the Port in such a way that the Port is considered to have acknowledged the PME_Turn_Off request (see the Implementation Note in Section 5.3.3.2.1).

	☐ for all other Posted Requests, discarding the Requests
	• This is a reported error associated with the Function for the (virtual) Bridge associated with the Port (see Section 6.2), and must be reported as an Unsupported Request. For Root Ports, the reporting of this error is optional.
5	<ul> <li>For a Posted Request already being processed by the Transaction Layer, the Port is permitted not to report it.</li> </ul>
	Note: This is equivalent to the case where the Request had been Transmitted before the Link status became DL_Down
	Note: The point at which a Posted Request becomes "unreportable" is implementation specific.
10	☐ discarding all Completions submitted by the device core for Transmission
	For an Upstream Port, DL_Down status is handled as a reset by:
	returning all PCI Express-specific registers, state machines and externally observable state to the specified default or initial conditions (except for registers defined as sticky – see Section 7.4)
	☐ discarding all TLPs being processed
15	☐ (for Switch and Bridge) propagating hot reset to all other Ports
	2.9.2. Transaction Layer Behavior in DL_Up Status
20	DL_Up status indicates that a connection has been established with another component on the associated Link. This section specifies the Transaction Layer's behavior when the Data Link Layer reports entry to the DL_Up status to the Transaction Layer, indicating that the Link is operational. The Transaction layer of a Port with DL_Up Status must accept received TLPs that conform to the other rules of this specification.
	For a Downstream Port on a Root Complex or a Switch:
	☐ When transitioning from a non-DL_Up Status to a DL_Up Status, the Port must initiate the transmission of a Set_Slot_Power_Limit Message to the other component on the Link to convey the value programmed in the Slot Power Limit Scale and Value fields of the Slot Capabilities

register. This Transmission is optional if the Slot Capabilities register has not yet been

25

initialized.

### 3. Data Link Layer Specification

The Data Link Layer acts as an intermediate stage between the Transaction Layer and the Physical Layer. Its primary responsibility is to provide a reliable mechanism for exchanging Transaction Layer Packets (TLPs) between the two components on a Link.

### 3.1. Data Link Layer Overview




Figure 3-1: Layering Diagram Highlighting the Data Link Layer

The Data Link Layer is responsible for reliably conveying Transaction Layer Packets (TLPs) supplied by the Transaction Layer across a PCI Express Link to the other component's Transaction Layer. Services provided by the Data Link Layer include:

### Data Exchange:

- Accept TLPs for transmission from the Transmit Transaction Layer and convey them to the Transmit Physical Layer
- Accept TLPs received over the Link from the Physical Layer and convey them to the Receive Transaction Layer

	Error Detection and Retry:
	☐ TLP Sequence Number and LCRC generation
	☐ Transmitted TLP storage for Data Link Layer Retry
	☐ Data integrity checking for TLPs and Data Link Layer Packets (DLLPs)
5	☐ Positive and negative acknowledgement DLLPs
	☐ Error indications for error reporting and logging mechanisms
	☐ Link Acknowledgement Timeout replay mechanism
	Initialization and power management:
	☐ Track Link state and convey active/reset/disconnected state to Transaction Layer
10	Data Link Layer Packets (DLLPs) are:
	used for Link Management functions including TLP acknowledgement, power management, and exchange of Flow Control information.
	☐ transferred between Data Link Layers of the two directly connected components on a Link
15	DLLPs are sent point-to-point, between the two components on one Link. TLPs are routed from one component to another, potentially through one or more intermediate components.
	Data Integrity checking for DLLPs and TLPs is done using a CRC included with each packet sent across the Link. DLLPs use a 16-bit CRC and TLPs (which can be much longer than DLLPs) use a 32-bit LCRC. TLPs additionally include a sequence number, which is used to detect cases where one or more entire TLPs have been lost.
20	Received DLLPs which fail the CRC check are discarded. The mechanisms which use DLLPs may suffer a performance penalty from this loss of information, but are self-repairing such that a successive DLLP will supersede any information lost.
25	TLPs which fail the data integrity checks (LCRC and sequence number), or which are lost in transmission from one component to another, are re-sent by the Transmitter. The Transmitter stores a copy of all TLPs sent, re-sending these copies when required, and purges the copies only when it receives a positive acknowledgement of error-free receipt from the other component. If a positive acknowledgement has not been received within a specified time period, the Transmitter will automatically start re-transmission. The Receiver can request an immediate re-transmission using a negative acknowledgement.
30	The Data Link Layer appears as an information conduit with varying latency to the Transaction Layer. On any given individual Link all TLPs fed into the Transmit Data Link Layer (1 and 3) will appear at the output of the Receive Data Link Layer (2 and 4) in the same order at a later time, as illustrated in Figure 3-1. The latency will depend on a number of factors, including pipeline latencies, width and operational frequency of the Link, transmission of electrical signals across the
35	Link, and delays caused by Data Link Layer Retry. Because of these delays, the Transmit Data Link Layer (1 and 3) can apply backpressure to the Transmit Transaction Layer, and the Receive Data Link Layer (2 and 4) communicates the presence or absence of valid information to the Receive

Transaction Layer.

# 3.2. Data Link Control and Management State Machine

The Data Link Layer tracks the state of the Link. It communicates Link status with the Transaction and Physical Layers, and performs Link management through the Physical Layer. The Data Link Layer contains the Data Link Control and Management State Machine (DLCMSM) to perform these tasks. The states for this machine are described below, and are shown in Figure 3-2.

#### 5 States:

15

- □ DL\_Inactive Physical Layer reporting Link is non-operational or nothing is connected to the Port
- □ DL\_Init Physical Layer reporting Link is operational, initialize Flow Control for the default Virtual Channel
- DL\_Active Normal operation mode

### Status Outputs:

- □ DL\_Down The Data Link Layer is not communicating with the component on the other side of the Link.
- □ DL\_Up The Data Link Layer is communicating with the component on the other side of the Link.




Figure 3-2: Data Link Control and Management State Machine

# 3.2.1. Data Link Control and Management State Machine Rules

### Rules per state:

□ DL Inactive

5

15

25

30

- Initial state following PCI Express hot, warm, or cold reset (see Section 6.6). Note that DL states are unaffected by an FLR (see Section 6.6).
- Upon entry to DL\_Inactive
  - ♦ Reset all Data Link Layer state information to default values
  - ♦ Discard the contents of the Data Link Layer Retry Buffer (see Section 3.5)
- While in DL Inactive:
  - ♦ Report DL\_Down status to the Transaction Layer as well as to the rest of the Data Link Layer

Note: This will cause the Transaction Layer to discard any outstanding transactions and to terminate internally any attempts to transmit a TLP. For a Downstream Port, this is equivalent to a "Hot-Remove." For an Upstream Port, having the Link go down is equivalent to a hot reset (see Section 2.9).

- ♦ Discard TLP information from the Transaction and Physical Layers
- ♦ Do not generate or accept DLLPs
- Exit to DL Init if:
  - ♦ Indication from the Transaction Layer that the Link is not disabled by software and the Physical Layer reports Physical LinkUp = 1b
- 20 DL\_Init
  - While in DL Init:
    - ♦ Initialize Flow Control for the default Virtual Channel, VC0, following the Flow Control initialization protocol described in Section 3.3
    - Report DL\_Down status while in state FC\_INIT1; DL\_Up status in state FC\_INIT2
    - ♦ The Data Link Layer of a Port with DL\_Down status is permitted to discard any received TLPs provided that it does not acknowledge those TLPs by sending one or more Ack DLLPs
  - Exit to DL\_Active if:
    - ◆ Flow Control initialization completes successfully, and the Physical Layer continues to report Physical LinkUp = 1b
  - Terminate attempt to initialize Flow Control for VC0 and Exit to DL\_Inactive if:
    - ◆ Physical Layer reports Physical LinkUp = 0b

### □ DL\_Active

5

10

15

20

25

30

35

- DL\_Active is referred to as the normal operating state
- While in DL\_Active:
  - ♦ Accept and transfer TLP information with the Transaction and Physical Layers as specified in this chapter
  - ♦ Generate and accept DLLPs as specified in this chapter
  - ♦ Report DL\_Up status to the Transaction and Data Link Layers
- Exit to DL\_Inactive if:
  - ♦ Physical Layer reports Physical LinkUp = 0b
  - Upstream components are optionally permitted to treat this transition from DL\_Active to DL\_Inactive as a Surprise Down error, except in the following cases where this error detection is blocked:
    - If the Secondary Bus Reset in Bridge Control register has been set to 1b by software, then the subsequent transition to DL\_Inactive must not be considered an error.
    - If the Link Disable bit has been set to 1b by software, then the subsequent transition to DL\_Inactive must not be considered an error.
    - If a PME\_Turn\_Off Message has been sent through this Port, then the subsequent transition to DL\_Inactive must not be considered an error.
      - Note that the DL\_Inactive transition for this condition will not occur until a power off, a reset, or a request to restore the Link is sent to the Physical layer.
      - Note also that in the case where the PME\_Turn\_Off/PME\_TO\_Ack handshake fails to complete successfully, a Surprise Down error may be detected.
    - If the Port is associated with a hot-pluggable slot, and the Hot Plug Surprise bit in the Slot Capabilities register is set to 1b, then any transition to DL\_Inactive must not be considered an error.
    - If the Port is associated with a hot-pluggable slot (Hot-Plug Capable bit in the Slot Capabilities register set to 1b), and Power Controller Control bit in Slot Control register is 1b(Off), then any transition to DL Inactive must not be considered an error.

Error blocking initiated by one or more of the above cases must remain in effect until the Port exits DL\_Active and subsequently returns to DL\_Active with none of the blocking cases in effect at the time of the return to DL\_Active.

Note that the transition out of DL\_Active is simply the expected transition as anticipated per the error detection blocking condition.

If implemented, this is a reported error associated with the detecting Port (see Section 6.2).



# IMPLEMENTATION NOTE

### Physical Layer Throttling

Note that there are conditions where the Physical Layer may be temporarily unable to accept TLPs and DLLPs from the Data Link Layer. The Data Link Layer must comprehend this by providing mechanisms for the Physical Layer to communicate this condition, and for TLPs and DLLPs to be temporarily blocked by the condition.

#### 3.3. Flow Control Initialization Protocol

Before starting normal operation following power-up or interconnect Reset, it is necessary to initialize Flow Control for the default Virtual Channel, VC0 (see Section 6.6). In addition, when additional Virtual Channels (VCs) are enabled, the Flow Control initialization process must be completed for each newly enabled VC before it can be used (see Section 2.4.2). This section describes the initialization process that is used for all VCs. Note that since VC0 is enabled before all other VCs, no TLP traffic of any kind will be active prior to initialization of VC0. However, when 10 additional VCs are being initialized there will typically be TLP traffic flowing on other, already enabled, VCs. Such traffic has no direct effect on the initialization process for the additional VC(s).

There are two states in the VC initialization process. These states are:

☐ FC\_INIT2

15

20

The rules for this process are given in the following section.

#### 3.3.1. Flow Control Initialization State Machine Rules

- ☐ If at any time during initialization for VCs 1-7 the VC is disabled, the flow control initialization process for the VC is terminated
- ☐ Rules for state FC\_INIT1:
  - Entered when initialization of a VC (VCx) is required
    - ♦ Entrance to DL\_Init state (VCx = VC0)
    - $\bullet$  When a VC (VCx = VC1-7) is enabled by software (see Sections 7.11 and 7.18)

• While in FC\_INIT1:

5

10

15

20

25

30

- ♦ Transaction Layer must block transmission of TLPs using VCx
- ◆ Transmit the following three InitFC1 DLLPs for VCx in the following relative order:
  - InitFC1 P (first)
  - InitFC1 NP (second)
  - InitFC1 Cpl (third)
- The three InitFC1 DLLPs must be transmitted at least once every 34 μs.
  - Time spent in the Recovery LTSSM state does not contribute to this limit.
  - It is strongly encouraged that the InitFC1 DLLP transmissions are repeated frequently, particularly when there are no other TLPs or DLLPs available for transmission.
- ♦ Except as needed to ensure at least the required frequency of InitFC1 DLLP transmission, the Data Link Layer must not block other transmissions
  - Note that this includes all Physical Layer initiated transmissions (for example, Ordered Sets), Ack and Nak DLLPs (when applicable), and TLPs using VCs that have previously completed initialization (when applicable)
- ♦ Process received InitFC1 and InitFC2 DLLPs:
  - Record the indicated FC unit values
  - Set Flag FI1 once FC unit values have been recorded for each of P, NP, and Cpl for VCx
- Exit to FC INIT2 if:
  - ◆ Flag FI1 has been set indicating that FC unit values have been recorded for each of P, NP, and Cpl for VCx
- ☐ Rules for state FC\_INIT2:
  - While in FC\_INIT2:
    - ♦ Transaction Layer must block transmission of TLPs using VCx
    - ♦ Transmit the following three InitFC2 DLLPs for VCx in the following relative order:
      - InitFC2 P (first)
      - InitFC2 NP (second)
      - InitFC2 Cpl (third)
    - The three InitFC2 DLLPs must be transmitted at least once every 34 μs.
      - Time spent in the Recovery LTSSM state does not contribute to this limit.
      - It is strongly encouraged that the InitFC2 DLLP transmissions are repeated frequently, particularly when there are no other TLPs or DLLPs available for transmission.

- Except as needed to ensure at least the required frequency of InitFC2 DLLP transmission, the Data Link Layer must not block other transmissions
  - Note that this includes all Physical Layer initiated transmissions (for example, Ordered Sets), Ack and Nak DLLPs (when applicable), and TLPs using VCs that have previously completed initialization (when applicable)
- Process received InitFC1 and InitFC2 DLLPs:
  - Ignore the indicated FC unit values
  - Set flag FI2 on receipt of any InitFC2 DLLP for VCx
- Set flag FI2 on receipt of any TLP on VCx, or any UpdateFC DLLP for VCx
- Signal completion and exit if:
  - ♦ Flag FI2 has been set



10

15

# IMPLEMENTATION NOTE

### **Example of Flow Control Initialization**

Figure 3-3 illustrates an example of the Flow Control initialization protocol for VC0 between a Switch and a Downstream component. In this example, each component advertises the minimum permitted values for each type of Flow Control credit. For both components the largest Max\_Payload\_Size value supported is 1024 bytes, corresponding to a data payload credit advertisement of 040h. All DLLPs are shown as received without error.




Figure 3-3: VC0 Flow Control Initialization Example

### 3.4. Data Link Layer Packets (DLLPs)

The following DLLPs are used to support Link operations:

- ☐ Ack DLLP: TLP Sequence number acknowledgement; used to indicate successful receipt of some number of TLPs
- □ Nak DLLP: TLP Sequence number negative acknowledgement; used to initiate a Data Link Layer Retry
- ☐ InitFC1, InitFC2, and UpdateFC DLLPs: For Flow Control
- ☐ DLLPs used for Power Management

### 3.4.1. Data Link Layer Packet Rules

All DLLP fields marked Reserved (sometimes abbreviated as R) must be filled with all 0's when a DLLP is formed. Values in such fields must be ignored by Receivers. The handling of reserved values in encoded fields is specified for each case.

All DLLPs include the following fields:

- □ DLLP Type Specifies the type of DLLP. The defined encodings are shown in Table 3-1.
- ☐ 16-bit CRC

5

10

See Figure 3-4 below.




Figure 3-4: DLLP Type and CRC Fields

Table 3-1: DLLP Type Encodings

Encodings	DLLP Type
0000 0000	Ack
0001 0000	Nak
0010 0000	PM_Enter_L1
0010 0001	PM_Enter_L23
0010 0011	PM_Active_State_Request_L1
0010 0100	PM_Request_Ack
0011 0000	Vendor Specific – Not used in normal operation
0100 0v <sub>2</sub> v <sub>1</sub> v <sub>0</sub>	InitFC1-P (v[2:0] specifies Virtual Channel)
0101 0v <sub>2</sub> v <sub>1</sub> v <sub>0</sub>	InitFC1-NP
0110 0v <sub>2</sub> v <sub>1</sub> v <sub>0</sub>	InitFC1-Cpl
1100 0v <sub>2</sub> v <sub>1</sub> v <sub>0</sub>	InitFC2-P
1101 0v <sub>2</sub> v <sub>1</sub> v <sub>0</sub>	InitFC2-NP
1110 0v <sub>2</sub> v <sub>1</sub> v <sub>0</sub>	InitFC2-CpI
1000 0v <sub>2</sub> v <sub>1</sub> v <sub>0</sub>	UpdateFC-P
1001 0v <sub>2</sub> v <sub>1</sub> v <sub>0</sub>	UpdateFC-NP
1010 0v <sub>2</sub> v <sub>1</sub> v <sub>0</sub>	UpdateFC-Cpl
All other encodings	Reserved

- ☐ For Ack and Nak DLLPs (see Figure 3-5):
  - The AckNak\_Seq\_Num field is used to indicate what TLPs are affected
  - Transmission and Reception is handled by the Data Link Layer according to the rules provided in Section 3.5.
- ☐ For InitFC1, InitFC2, and UpdateFC DLLPs:


10

15

- The HdrFC field contains the credit value for headers of the indicated type (P, NP, or Cpl)
- The DataFC field contains the credit value for payload Data of the indicated type (P, NP, or Cpl)
- The packet formats are shown in Figure 3-6, Figure 3-7, and Figure 3-8
- Transmission is triggered by the Data Link Layer when initializing Flow Control for a Virtual Channel (see Section 3.3), and following Flow Control initialization by the Transaction Layer according to the rules in Section 2.6
- Checked for integrity on reception by the Data Link Layer and if correct, the information content of the DLLP is passed to the Transaction Layer. If the check fails, the information is discarded.


Note: InitFC1 and InitFC2 DLLPs are used only for VC initialization

- ☐ Power Management (PM) DLLPs (see Figure 3-9):
  - Transmission is triggered by the component's power management logic according to the rules in Chapter 5
  - Checked for integrity on reception by the Data Link Layer, then passed to the component's power management logic
- ☐ Vendor Specific (see Figure 3-10)




OM13781A

Figure 3-5: Data Link Layer Packet Format for Ack and Nak




OM13782A

Figure 3-6: Data Link Layer Packet Format for InitFC1



OM13783A

Figure 3-7: Data Link Layer Packet Format for InitFC2



OM13784A

Figure 3-8: Data Link Layer Packet Format for UpdateFC




Figure 3-9: PM Data Link Layer Packet Format

OM14304A

OM14305A




Figure 3-10: Vendor Specific Data Link Layer Packet Format

The following are the characteristics and rules associated with Data Link Layer Packets (DLLPs):

- DLLPs are differentiated from TLPs when they are presented to, or received from, the Physical Layer.
- □ DLLP data integrity is protected using a 16-bit CRC
- ☐ The CRC value is calculated using the following rules (see Figure 3-11):
  - The polynomial used for CRC calculation has a coefficient expressed as 100Bh
  - The seed value (initial value for CRC storage registers) is FFFFh
  - CRC calculation starts with bit 0 of byte 0 and proceeds from bit 0 to bit 7 of each byte
  - Note that CRC calculation uses all bits of the DLLP, regardless of field type, including reserved fields. The result of the calculation is complemented, then placed into the 16-bit CRC field of the DLLP as shown in Table 3-2.

10

Table 3-2: Mapping of Bits into CRC Field

CRC Result Bit	Corresponding Bit Position in the 16-Bit CRC Field
0	7
1	6
2	5
3	4
4	3
5	2
6	1
7	0
8	15
9	14
10	13
11	12
12	11
13	10
14	9
15	8




Figure 3-11: Diagram of CRC Calculation for DLLPs

### 3.5. Data Integrity

#### 3.5.1. Introduction

10

15

The Transaction Layer provides TLP boundary information to Data Link Layer. This allows the Data Link Layer to apply a Sequence Number and Link CRC (LCRC)error detection to the TLP. The Receive Data Link Layer validates received TLPs by checking the Sequence Number, LCRC code and any error indications from the Receive Physical Layer. In case of error in a TLP, Data Link Layer Retry is used for recovery.

The format of a TLP with the Sequence Number and LCRC code applied is shown in Figure 3-12.




Figure 3-12: TLP with LCRC and Sequence Number Applied

# 3.5.2. LCRC, Sequence Number, and Retry Management (TLP Transmitter)

The TLP transmission path through the Data Link Layer (paths labeled 1 and 3 in Figure 3-1) prepares each TLP for transmission by applying a sequence number, then calculating and appending a Link CRC (LCRC) which is used to ensure the integrity of TLPs during transmission across a Link from one component to another. TLPs are stored in a retry buffer, and are re-sent unless a positive acknowledgement of receipt is received from the other component. If repeated attempts to transmit a TLP are unsuccessful, the Transmitter will determine that the Link is not operating correctly, and instruct the Physical Layer to retrain the Link (via the LTSSM Recovery state, Section 4.2.6). If Link retraining fails, the Physical Layer will indicate that the Link is no longer up, causing the DLCMSM to move to the DL Inactive state.

The mechanisms used to determine the TLP LCRC and the Sequence Number and to support Data Link Layer Retry are described in terms of conceptual "counters" and "flags." This description does not imply nor require a particular implementation and is used only to clarify the requirements.

## 3.5.2.1. LCRC and Sequence Number Rules (TLP Transmitter)

The following counters and timer are used to explain the remaining rules in this section:
☐ The following 12-bit counters are used:
<ul> <li>NEXT_TRANSMIT_SEQ – Stores the packet sequence number applied to TLPs</li> </ul>
♦ Set to 000h in DL_Inactive state
<ul> <li>ACKD_SEQ – Stores the sequence number acknowledged in the most recently received Ack or Nak DLLP.</li> </ul>
◆ Set to FFFh in DL_Inactive state
☐ The following 2-bit counter is used:
• REPLAY_NUM – Counts the number of times the Retry Buffer has been re-transmitted
♦ Set to 00b in DL_Inactive state
☐ The following timer is used:
• REPLAY_TIMER - Counts time that determines when a replay is required, according to the following rules:
<ul> <li>Started at the last Symbol of any TLP transmission or retransmission, if not already running</li> </ul>
♦ For each replay, reset and restart REPLAY_TIMER when sending the last Symbol of the first TLP to be retransmitted
♦ Restarts for each Ack DLLP received while there are unacknowledged TLPs outstanding, if, and only if, the received Ack DLLP acknowledges some TLP in the retry buffer
■ Note: This ensures that REPLAY_TIMER is reset only when forward progress is being made
<ul> <li>Reset and hold until restart conditions are met for each Nak received (except during a replay) or when the REPLAY_TIMER expires</li> </ul>
♦ Not advanced during Link retraining (holds its value when the LTSSM is in the Recovery or Configuration state). Refer to Sections 4.2.5.3 and 4.2.5.4.
<ul> <li>Resets and holds when there are no outstanding unacknowledged TLPs</li> </ul>
The following rules describe how a TLP is prepared for transmission before being passed to the Physical Layer:
☐ The Transaction Layer indicates the start and end of the TLP to the Data Link Layer while transferring the TLP

The Data Link Layer treats the TLP as a "black box" and does not process or modify the

contents of the TLP

- ☐ Each TLP is assigned a 12-bit sequence number when it is accepted from the Transmit side of Transaction Layer
  - Upon acceptance of the TLP from the Transaction Layer, the packet sequence number is applied to the TLP by:
    - ◆ prepending the 12-bit value in NEXT\_TRANSMIT\_SEQ to the TLP
    - prepending 4 Reserved bits to the TLP, preceding the sequence number (see Figure 3-12)
  - If the equation:

5

10

20

25

is true, the Transmitter must cease accepting TLPs from the Transaction Layer until the equation is no longer true

• Following the application of NEXT\_TRANSMIT\_SEQ to a TLP accepted from the Transmit side of the Transaction Layer, NEXT\_TRANSMIT\_SEQ is incremented (except in the case where the TLP is nullified):

NEXT\_TRANSMIT\_SEQ := (NEXT\_TRANSMIT\_SEQ + 1) mod 4096




Figure 3-13: TLP Following Application of Sequence Number and Reserved Bits

- ☐ TLP data integrity is protected during transfer between Data Link Layers using a 32-bit LCRC
- ☐ The LCRC value is calculated using the following mechanism (see Figure 3-14):
  - The polynomial used has coefficients expressed as 04C1 1DB7h
  - The seed value (initial value for LCRC storage registers) is FFFF FFFFh
  - The LCRC is calculated using the TLP following sequence number application (see Figure 3-13)
  - LCRC calculation starts with bit 0 of byte 0 (bit 8 of the TLP sequence number) and proceeds from bit 0 to bit 7 of each successive byte.
    - ♦ Note that LCRC calculation uses all bits of the TLP, regardless of field type, including reserved fields
  - The remainder of the LCRC calculation is complemented, and the complemented result bits are mapped into the 32-bit LCRC field as shown in Table 3-3.

Table 3-3: Mapping of Bits into LCRC Field

Two to or wapping of the into flore				
LCRC Result Bit	Corresponding Bit Position in the 32-Bit LCRC Field			
0	7			
1	6			
2	5			
3	4			
4	3			
5	2			
6	1			
7	0			
8	15			
9	14			
10	13			
11	12			
12	11			
13	10			
14	9			
15	8			
16	23			
17	22			
18	21			
19	20			
20	19			
21	18			
22	17			
23	16			
24	31			
25	30			
26	29			
27	28			
28	27			
29	26			
30	25			
31	24			
	1			

• The 32-bit LCRC field is appended to the TLP following the bytes received from the Transaction Layer (see Figure 3-12)




Figure 3-14: Calculation of LCRC

	support cut-through routing of TLPs, a Transmitter is permitted to modify a transmitted TLP to licate that the Receiver must ignore that TLP ("nullify" the TLP).
	A Transmitter is permitted to nullify a TLP being transmitted; to do this in a way which will robustly prevent misinterpretation or corruption, the Transmitter must do both of the following:
5	• use the remainder of the calculated LCRC value without inversion (the logical inverse of the value normally used)
	• indicate to the Transmit Physical Layer that the final framing Symbol must be EDB instead of END
	When this is done, the Transmitter does not increment NEXT_TRANSMIT_SEQ
10	e following rules describe the operation of the Data Link Layer Retry Buffer, from which TLPs re-transmitted when necessary:
	Copies of Transmitted TLPs must be stored in the Data Link Layer Retry Buffer, except for nullified TLPs.
15	nen a replay is initiated, either due to reception of a Nak or due to REPLAY_TIMER expiration, e following rules describe the sequence of operations that must be followed:
	If all TLPs transmitted have been acknowledged (the Retry Buffer is empty), terminate replay, otherwise continue.
	Increment REPLAY_NUM.
20	• If REPLAY_NUM rolls over from 11b to 00b, the Transmitter signals the Physical Layer to retrain the Link, and waits for the completion of retraining before proceeding with the replay. This is a reported error associated with the Port (see Section 6.2).
	Note that Data Link Layer state, including the contents of the Retry Buffer, are not reset by this action unless the Physical Layer reports Physical LinkUp = 0b (causing the Data Link Control and Management State Machine to transition to the DL_Inactive state).
25	• If REPLAY_NUM does not roll over from 11b to 00b, continue with the replay.
	Block acceptance of new TLPs from the Transmit Transaction Layer.
	Complete transmission of any TLP currently being transmitted.
	Retransmit unacknowledged TLPs, starting with the oldest unacknowledged TLP and continuing in original transmission order
30	• Reset and restart REPLAY_TIMER when sending the last Symbol of the first TLP to be retransmitted
	• Once all unacknowledged TLPs have been re-transmitted, return to normal operation.
35	• If any Ack or Nak DLLPs are received during a replay, the Transmitter is permitted to complete the replay without regard to the Ack or Nak DLLP(s), or to skip retransmission of any newly acknowledged TLPs.
	♦ Once the Transmitter has started to resend a TLP, it must complete transmission of that

TLP in all cases.

- Ack and Nak DLLPs received during a replay must be processed, and may be collapsed
  - ♦ Example: If multiple Acks are received, only the one specifying the latest Sequence Number value must be considered – Acks specifying earlier Sequence Number values are effectively "collapsed" into this one
  - ◆ Example: During a replay, Nak is received, followed by an Ack specifying a later Sequence Number the Ack supersedes the Nak, and the Nak is ignored
- Note: Since all entries in the Retry Buffer have already been allocated space in the Receiver by the Transmitter's Flow Control gating logic, no further flow control synchronization is necessary.
- 10 Re-enable acceptance of new TLPs from the Transmit Transaction Layer.

A replay can be initiated by the expiration of REPLAY\_TIMER, or by the receipt of a Nak. The following rule covers the expiration of REPLAY\_TIMER:

☐ If the Transmit Retry Buffer contains TLPs for which no Ack or Nak DLLP has been received, and (as indicated by REPLAY\_TIMER) no Ack or Nak DLLP has been received for a period exceeding the time indicated in Table 3-4, the Transmitter initiates a replay.

This is a reported error associated with the Port (see Section 6.2).

The following formula defines the timeout count values for the REPLAY\_TIMER. There are two tables: one that applies when operating in 2.5 GT/s mode and one that applies when operating in 5.0 GT/s mode. The values are specified according to the largest TLP payload size and Link width.

The values are calculated using the formula (note – this is simply three times the Ack Latency value – see Section 3.5.3.1):

$$\left(\frac{(Max\_Payload\_Size + TLPOverhead)*AckFactor}{LinkWidth} + InternalDelay\right)*3$$

where

AckFactor

5

15

25

30

35

Max\_Payload\_Size is the value in the Max\_Payload\_Size field of the Device Control register. For a multi-Function device whose Max\_Payload\_Size settings are identical across all Functions, the common Max\_Payload\_Size setting must be used. For a multi-Function device whose Max\_Payload\_Size settings are not identical across all Functions, the selected Max\_Payload\_Size setting is implementation specific, but it is recommended to use the largest Max\_Payload\_Size setting across all Functions.

TLP Overhead represents the additional TLP components which consume Link bandwidth (header, LCRC, framing Symbols) and is treated here as a constant value of 28 Symbols

represents the number of maximum size TLPs which can be received before an Ack is sent, and is used to balance Link bandwidth efficiency and retry buffer size – the value varies according to Max\_Payload\_Size and Link width, and is included in

Table 3-6

LinkWidth is the operating width of the Link

InternalDelay represents the internal processing delays for received TLPs and

transmitted DLLPs, and is treated here as a constant value of 19 Symbol Times for 2.5 GT/s mode operation (19 times 4 ns) and 70

Symbol Times for 5.0 GT/s mode operation (70 times 2 ns)

TLP Transmitters and compliance tests must base replay timing as measured at the Port of the TLP Transmitter. Timing starts with either the last Symbol of a transmitted TLP, or else the last Symbol of a received Ack DLLP, whichever determines the oldest unacknowledged TLP. Timing ends with the First Symbol of TLP retransmission.

It is strongly recommended that a TLP Transmitter not perform a TLP retransmission due to Ack delay if the delay is potentially caused by the Ack's Link needing to exit L0s before it can transmit the Ack. This might be accomplished by statically adjusting the REPLAY\_TIMER to allow for the L0s exit latency of the Ack's Link, or by sensing if the Ack's Link is in the process of exiting L0s when the REPLAY\_TIMER expires.

When measuring replay timing to the point when TLP retransmission begins, compliance tests must allow for any other TLP or DLLP transmission already in progress in that direction (thus preventing the TLP retransmission). Also, if either Link is enabled for L0s, compliance tests must allow for L0s exit latency<sup>19</sup>, either with the Link over which the Ack is transmitted, or with the Link over which the TLP is retransmitted.

Table 3-4: Unadjusted<sup>20</sup> REPLAY\_TIMER Limits for 2.5 GT/s Mode Operation by Link Width and Max\_Payload\_Size (Symbol Times) Tolerance: -0%/+100%

			Link Operating Width					
		<b>x</b> 1	<b>x2</b>	x4	<b>x8</b>	x12	x16	x32
Ф	128	711	384	219	201	174	144	99
Size	256	1248	651	354	321	270	216	135
oad es)	512	1677	867	462	258	327	258	156
Payload (bytes)	1024	3213	1635	846	450	582	450	252
Мах	2048	6285	3171	1614	834	1095	834	444
2	4096	12429	6243	3150	1602	2118	1602	828

<sup>20</sup> 

5

<sup>&</sup>lt;sup>19</sup> Note that L0s exit latency is affected by the value of the Extended Synch bit in the Link Control register.

<sup>&</sup>lt;sup>20</sup> A TLP Transmitter is permitted to adjust its REPLAY\_TIMER to allow for L0s exit latency as described in the text preceding the table.

Table 3-5: Unadjusted<sup>20</sup> REPLAY\_TIMER Limits for 5.0 GT/s Mode Operation by Link Width and Max\_Payload\_Size (Symbol Times) Tolerance: -0%/+100%

			Link Operating Width					
		<b>x1</b>	<b>x2</b>	x4	x8	x12	x16	x32
σ)	128	864	537	372	354	327	297	252
Size	256	1401	804	507	474	423	369	288
oad es)	512	1830	1020	615	411	480	411	309
Payload (bytes)	1024	3366	1788	999	603	735	603	405
	2048	6438	3324	1767	987	1248	987	597
Σ	4096	12582	6396	3303	1755	2271	1755	981



5

10

15

20

# IMPLEMENTATION NOTE

#### Recommended Priority of Scheduled Transmissions

When multiple DLLPs of the same type are scheduled for transmission but have not yet been transmitted, it is possible in many cases to "collapse" them into a single DLLP. For example, if a scheduled Ack DLLP transmission is stalled waiting for another transmission to complete, and during this time another Ack is scheduled for transmission, it is only necessary to transmit the second Ack, since the information it provides will supersede the information in the first Ack.

In addition to any TLP from the Transaction Layer (or the Retry Buffer, if a retry is in progress), Multiple DLLPs of different types may be scheduled for transmission at the same time, and must be prioritized for transmission. The following list shows the preferred priority order for selecting information for transmission. Note that the priority of the vendor specific DLLP is not listed, as this is completely implementation specific, and there is no recommended priority. Note that this priority order is a guideline, and that in all cases a fairness mechanism is highly recommended to ensure that no type of traffic is blocked for an extended or indefinite period of time by any other type of traffic. Note that the Ack Latency value and REPLAY\_TIMER limit specify requirements measured at the Port of the component, and the internal arbitration policy of the component must ensure that these externally measured requirements are met.

- 1) Completion of any transmission (TLP or DLLP) currently in progress (highest priority)
- 2) Nak DLLP transmissions
- 3) Ack DLLP transmissions scheduled for transmission as soon as possible due to: receipt of a duplicate TLP -ORexpiration of the Ack latency timer (see Section 3.5.3.1)
- 4) FC DLLP transmissions required to satisfy Section 2.6
- 5) Retry Buffer re-transmissions
- 6) TLPs from the Transaction Layer

7) FC DLLP transmissions other than those required to satisfy Section 2.6

Receivers must process all DLLPs received at the rate they are received

8) All other DLLP transmissions (lowest priority)

#### 3.5.2.2. Handling of Received DLLPs

Since Ack/Nak and Flow Control DLLPs affect TLPs flowing in the opposite direction across the Link, the TLP transmission mechanisms in the Data Link Layer are also responsible for Ack/Nak and Flow Control DLLPs received from the other component on the Link. These DLLPs are processed according to the following rules (see Figure 3-15): If the Physical Layer indicates a Receiver Error, discard any DLLP currently being received and free any storage allocated for the DLLP. Note that reporting such errors to software is done by the Physical Layer (and, therefore, not reported by the Data Link Layer). For all received DLLPs, the CRC value is checked by: applying the same algorithm used for calculation of transmitted DLLPs to the received DLLP, not including the 16-bit CRC field of the received DLLP comparing the calculated result with the value in the CRC field of the received DLLP ♦ if not equal, the DLLP is corrupt A corrupt received DLLP is discarded, and is a reported error associated with the Port (see Section 6.2). A received DLLP which is not corrupt, but which uses unsupported DLLP Type encodings is discarded without further action. This is not considered an error. □ Non-zero values in Reserved fields are ignored.

10

15




Figure 3-15: Received DLLP Error Check Flowchart

☐ Received FC DLLPs are passed to the Transaction Layer

5

10

- Received PM DLLPs are passed to the component's power management control logic
- ☐ For Ack and Nak DLLPs, the following steps are followed (see Figure 3-16):
  - If the Sequence Number specified by the AckNak\_Seq\_Num does not correspond to an unacknowledged TLP, or to the value in ACKD\_SEQ, the DLLP is discarded
    - ♦ This is a Data Link Layer Protocol Error which is a reported error associated with the Port (see Section 6.2).

Note that it is not an error to receive an Ack DLLP when there are no outstanding unacknowledged TLPs, including the time between reset and the first TLP transmission, as long as the specified Sequence Number matches the value in ACKD\_SEQ.

- If the AckNak\_Seq\_Num does not specify the Sequence Number of the most recently acknowledged TLP, then the DLLP acknowledges some TLPs in the retry buffer:
  - ◆ Purge from the retry buffer all TLPs from the oldest to the one corresponding to the AckNak\_Seq\_Num
  - ♦ Load ACKD\_SEQ with the value in the AckNak\_Seq\_Num field
  - ♦ Reset REPLAY\_NUM and REPLAY\_TIMER
- If the DLLP is a Nak, initiate a replay (see above)

Note: Receipt of a Nak is not a reported error.




Figure 3-16: Ack/Nak DLLP Processing Flowchart

The following rules describe the operation of the Data Link Layer Retry Buffer, from which TLPs are re-transmitted when necessary:

☐ Copies of Transmitted TLPs must be stored in the Data Link Layer Retry Buffer

5

#### 3.5.3. LCRC and Sequence Number (TLP Receiver)

The TLP Receive path through the Data Link Layer (paths labeled 2 and 4 in Figure 3-1) processes TLPs received by the Physical Layer by checking the LCRC and sequence number, passing the TLP to the Receive Transaction Layer if OK and requesting a retry if corrupted.

The mechanisms used to check the TLP LCRC and the Sequence Number and to support Data Link Layer Retry are described in terms of conceptual "counters" and "flags." This description does not imply or require a particular implementation and is used only to clarify the requirements.

#### 3.5.3.1. LCRC and Sequence Number Rules (TLP Receiver)

The following counter, flag, and timer are used to explain the remaining rules in this section:

- ☐ The following 12-bit counter is used:
  - NEXT\_RCV\_SEQ Stores the expected Sequence Number for the next TLP
    - ♦ Set to all 000h in DL\_Inactive state
- ☐ The following flag is used:

5

10

15

20

30

- NAK SCHEDULED
  - ♦ Cleared when in DL\_Inactive state
- ☐ The following timer is used:
  - AckNak\_LATENCY\_TIMER Counts time that determines when an Ack DLLP becomes scheduled for transmission, according to the following rules:
    - ♦ Set to 0 in DL\_Inactive state
    - ♦ Restart from 0 each time an Ack or Nak DLLP is scheduled for transmission; Reset to 0 when all TLPs received have been acknowledged with an Ack DLLP
    - ♦ If there are initially no unacknowledged TLPs and a TLP is then received, the AckNak\_LATENCY\_TIMER starts counting only when the TLP has been forwarded to the Receive Transaction Layer

The following rules are applied in sequence to describe how received TLPs are processed, and what events trigger the transmission of Ack and Nak DLLPs (see Figure 3-17):

- If the Physical Layer indicates a Receiver Error, discard any TLP currently being received and free any storage allocated for the TLP. Note that reporting such errors to software is done by the Physical Layer (and so are not reported by the Data Link Layer).
  - If a TLP was being received at the time the Receive Error was indicated and the NAK\_SCHEDULED flag is clear,
    - ♦ schedule a Nak DLLP for transmission immediately
    - ♦ set the NAK\_SCHEDULED flag

- ☐ If the Physical Layer reports that the received TLP end framing Symbol was EDB, and the LCRC is the logical NOT of the calculated value, discard the TLP and free any storage allocated for the TLP. This is not considered an error. ☐ If TLP end framing Symbol was EDB but the LCRC does not match the logical NOT of the calculated value, the TLP is corrupt - discard the TLP and free any storage allocated for the 5 TLP. If the NAK\_SCHEDULED flag is clear, schedule a Nak DLLP for transmission immediately set the NAK\_SCHEDULED flag This is a reported error associated with the Port (see Section 6.2). 10 ☐ The LCRC value is checked by: applying the same algorithm used for calculation (above) to the received TLP, not including the 32-bit LCRC field of the received TLP comparing the calculated result with the value in the LCRC field of the received TLP if not equal, the TLP is corrupt - discard the TLP and free any storage allocated for the 15 TLP If the NAK\_SCHEDULED flag is clear, ■ schedule a Nak DLLP for transmission immediately ■ set the NAK\_SCHEDULED flag This is a reported error associated with the Port (see Section 6.2). 20 ☐ If the TLP Sequence Number is not equal to the expected value, stored in NEXT\_RCV\_SEQ: discard the TLP and free any storage allocated for the TLP If the TLP Sequence Number satisfies the following equation: (NEXT\_RCV\_SEQ - TLP Sequence Number) mod 4096 <= 2048 the TLP is a duplicate, and an Ack DLLP is scheduled for transmission (per transmission 25 priority rules) Otherwise, the TLP is out of sequence (indicating one or more lost TLPs): if the NAK\_SCHEDULED flag is clear,
  - schedule a Nak DLLP for transmission immediately
  - set the NAK\_SCHEDULED flag
  - report TLP missing

This is a reported error associated with the Port (see Section 6.2).

- ☐ If the TLP Sequence Number is equal to the expected value stored in NEXT\_RCV\_SEQ:
  - The Reserved bits, Sequence Number, and LCRC are removed and the remainder of the TLP is forwarded to the Receive Transaction Layer
    - ♦ The Data Link Layer indicates the start and end of the TLP to the Transaction Layer while transferring the TLP
      - The Data Link Layer treats the TLP as a "black box" and does not process or modify the contents of the TLP
    - ♦ Note that the Receiver Flow Control mechanisms do not account for any received TLPs until the TLP(s) are forwarded to the Receive Transaction Layer
  - NEXT\_RCV\_SEQ is incremented

5

10

• If Set, the NAK\_SCHEDULED flag is cleared




Figure 3-17: Receive Data Link Layer Handling of TLPs

- A TLP Receiver must schedule an Ack DLLP such that it will be transmitted no later than when all of the following conditions are true:
  - The Data Link Control and Management State Machine is in the DL\_Active state
  - TLPs have been forwarded to the Receive Transaction Layer, but not yet acknowledged by sending an Ack DLLP
  - The AckNak\_LATENCY\_TIMER reaches or exceeds the value specified in Table 3-6 for 2.5 GT/s mode operation and Table 3-7 for 5.0 GT/s mode operation
  - The Link used for Ack DLLP transmission is already in L0 or has transitioned to L0
     Note: if not already in L0, the Link must transition to L0 in order to transmit the Ack DLLP
  - Another TLP or DLLP is not currently being transmitted on the Link used for Ack DLLP transmission
  - The NAK\_SCHEDULED flag is clear
     Note: The AckNak\_LATENCY\_TIMER must be restarted from 0 each time an Ack or Nak DLLP is scheduled for transmission
- Data Link Layer Ack DLLPs may be scheduled for transmission more frequently than required
  - ☐ Data Link Layer Ack and Nak DLLPs specify the value (NEXT\_RCV\_SEQ 1) in the AckNak\_Seq\_Num field

Table 3-6 and Table 3-7 define the threshold values for the AckNak\_LATENCY\_TIMER, which for any specific case is called the Ack Latency. The values are calculated using the formula:

# $\frac{(Max\_Payload\_Size + TLPOverhead)*AckFactor}{LinkWidth} + InternalDelay$

where

5

10

20

25

30

Max\_Payload\_Size is the value in the Max\_Payload\_Size field of the Device Control

register. For a multi-Function device whose Max\_Payload\_Size

settings are identical across all Functions, the common

Max\_Payload\_Size setting must be used. For a multi-Function

device whose Max\_Payload\_Size settings are not identical across all

Functions, the selected Max\_Payload\_Size setting is

implementation specific, but it is recommended to use the smallest

Max\_Payload\_Size setting across all Functions.

TLP Overhead represents the additional TLP components which consume Link

bandwidth (header, LCRC, framing Symbols) and is treated here as

a constant value of 28 Symbols.

#### PCI EXPRESS BASE SPECIFICATION, REV. 2.0

AckFactor represents the number of maximum size TLPs which can be

received before an Ack is sent, and is used to balance Link bandwidth efficiency and retry buffer size – the value varies according to Max\_Payload\_Size and Link width, and is defined in

Table 3-6.

LinkWidth is the operating width of the Link.

InternalDelay represents the internal processing delays for received TLPs and

transmitted DLLPs, and is treated here as a constant value of 19 Symbol Times for 2.5 GT/s mode operation (19 times 4 ns) and 70

Symbol Times for 5.0 GT/s operation (70 times 2 ns).

TLP Receivers and compliance tests must base Ack Latency timing as measured at the Port of the TLP Receiver, starting with the time the last Symbol of a TLP is received to the first Symbol of the Ack DLLP being transmitted.

When measuring until the Ack DLLP is transmitted, compliance tests must allow for any TLP or other DLLP transmission already in progress in that direction (thus preventing the Ack DLLP transmission). If L0s is enabled, compliance tests must allow for the L0s exit latency of the Link in the direction that the Ack DLLP is being transmitted. If the Extended Synch bit of the Link Control register is Set, compliance tests must also allow for its effect on L0s exit latency.

TLP Receivers are not required to adjust their Ack DLLP scheduling based upon L0s exit latency or the value of the Extended Synch bit.

5

10

15

Table 3-6: Ack Transmission Latency Limit and AckFactor for 2.5 GT/s Mode Operation by Link Width and Max Payload (Symbol Times)

		Link Operating Width							
		x1	<b>x2</b>	х4	<b>x8</b>	x12	x16	x32	
	128	237	128	73	67	58	48	33	
		AF = 1.4	AF = 1.4	AF = 1.4	AF = 2.5	AF = 3.0	AF = 3.0	AF = 3.0	
(bytes)	256	416	217	118	107	90	72	45	
(by		AF = 1.4	AF = 1.4	AF = 1.4	AF = 2.5	AF = 3.0	AF = 3.0	AF = 3.0	
Size	512	559	289	154	86	109	86	52	
l l		AF = 1.0	AF = 1.0	AF = 1.0	AF = 1.0	AF = 2.0	AF = 2.0	AF = 2.0	
Payload	1024	1071	545	282	150	194	150	84	
aylc		AF = 1.0	AF = 1.0	AF = 1.0	AF = 1.0	AF = 2.0	AF = 2.0	AF = 2.0	
<u>م</u>	2048	2095	1057	538	278	365	278	148	
Max_		AF = 1.0	AF = 1.0	AF = 1.0	AF = 1.0	AF = 2.0	AF = 2.0	AF = 2.0	
~	4096	4143	2081	1050	534	706	534	276	
		AF = 1.0	AF = 1.0	AF = 1.0	AF = 1.0	AF = 2.0	AF = 2.0	AF = 2.0	

Table 3-7: Ack Transmission Latency Limit and AckFactor for 5.0 GT/s Mode Operation by Link Width and Max Payload (Symbol Times)

		Link Operating Width							
		x1	x2	x4	x8	x12	x16	x32	
	128	288	179	124	118	109	99	84	
		AF = 1.4	AF = 1.4	AF = 1.4	AF = 2.5	AF = 3.0	AF = 3.0	AF = 3.0	
(bytes)	256	467	268	169	158	141	123	96	
(by		AF = 1.4	AF = 1.4	AF = 1.4	AF = 2.5	AF = 3.0	AF = 3.0	AF = 3.0	
Size	512	610	340	205	137	160	137	103	
l l		AF = 1.0	AF = 1.0	AF = 1.0	AF = 1.0	AF = 2.0	AF = 2.0	AF = 2.0	
Payload	1024	1122	596	333	201	245	201	135	
ayle		AF = 1.0	AF = 1.0	AF = 1.0	AF = 1.0	AF = 2.0	AF = 2.0	AF = 2.0	
<u>م</u>	2048	2146	1108	589	329	416	329	199	
Мах		AF = 1.0	AF = 1.0	AF = 1.0	AF = 1.0	AF = 2.0	AF = 2.0	AF = 2.0	
~	4096	4194	2132	1101	585	757	585	327	
		AF = 1.0	AF = 1.0	AF = 1.0	AF = 1.0	AF = 2.0	AF = 2.0	AF = 2.0	



10

15

20

25

# IMPLEMENTATION NOTE

#### Retry Buffer Sizing

The Retry Buffer should be large enough to ensure that under normal operating conditions, transmission is never throttled because the retry buffer is full. In determining the optimal buffer size, one must consider the Ack Latency value, Ack delay caused by the Receiver already transmitting another TLP, the delays caused by the physical Link interconnect, and the time required to process the received Ack DLLP.

Given two components A and B, the L0s exit latency required by A's Receiver should be accounted

for when sizing A's transmit retry buffer, as is demonstrated in the following example: A exits L0s on its Transmit path to B and starts transmitting a long burst of write Requests to B ☐ B initiates L0s exit on its Transmit path to A, but the L0s exit time required by A's Receiver is large ☐ Meanwhile, B is unable to send Ack DLLPs to A, and A stalls due to lack of Retry Buffer space ☐ The Transmit path from B to A returns to L0, B transmits an Ack DLLP to A, and the stall is resolved

This stall can be avoided by matching the size of a component's Transmitter Retry Buffer to the L0s exit latency required by the component's Receiver, or, conversely, by matching the Receiver L0s exit latency to the desired size of the Retry Buffer.

AckFactor values were chosen to allow implementations to achieve good performance without requiring an uneconomically large retry buffer. To enable consistent performance across a general purpose interconnect with differing implementations and applications, it is necessary to set the same requirements for all components without regard to the application space of any specific component. If a component does not require the full transmission bandwidth of the Link, it may reduce the size of its retry buffer below the minimum size required to maintain available retry buffer space with the Ack Latency values specified.

Note that the Ack Latency values specified ensure that the range of permitted outstanding Sequence Numbers will never be the limiting factor causing transmission stalls.

## 4. Physical Layer Specification

#### 4.1. Introduction

The Physical Layer isolates the Transaction and Data Link Layers from the signaling technology used for Link data interchange. The Physical Layer is divided into the logical and electrical subblocks (see Figure 4-1).




Figure 4-1: Layering Diagram Highlighting Physical Layer

## 4.2. Logical Sub-block

The logical sub-block has two main sections: a Transmit section that prepares outgoing information passed from the Data Link Layer for transmission by the electrical sub-block, and a Receiver section that identifies and prepares received information before passing it to the Data Link Layer.

The logical sub-block and electrical sub-block coordinate the state of each Transceiver through a status and control register interface or functional equivalent. The logical sub-block directs control and management functions of the Physical Layer.

#### 4.2.1. Symbol Encoding

PCI Express uses an 8b/10b transmission code. The definition of this transmission code is identical to that specified in ANSI X3.230-1994, clause 11 (and also IEEE 802.3z, 36.2.4). Using this scheme, 8-bit data characters are treated as 3 bits and 5 bits mapped onto a 4-bit code group and a 6-bit code group, respectively. The control bit in conjunction with the data character is used to identify when to encode one of the 12 Special Symbols included in the 8b/10b transmission code. These code groups are concatenated to form a 10-bit Symbol. As shown in Figure 4-2, ABCDE maps to abcdei and FGH maps to fghj.




Figure 4-2: Character to Symbol Mapping

#### 4.2.1.1. Serialization and De-serialization of Data

The bits of a Symbol are placed on a Lane starting with bit "a" and ending with bit "j." Examples are shown in Figure 4-3 and Figure 4-4.




Figure 4-3: Bit Transmission Order on Physical Lanes - x1 Example




Figure 4-4: Bit Transmission Order on Physical Lanes - x4 Example

# 4.2.1.2. Special Symbols for Framing and Link Management (K Codes)

The 8b/10b encoding scheme provides Special Symbols that are distinct from the Data Symbols used to represent Characters. These Special Symbols are used for various Link Management mechanisms described later in this chapter. Special Symbols are also used to frame DLLPs and TLPs, using distinct Special Symbols to allow these two types of Packets to be quickly and easily distinguished.

Table 4-1 shows the Special Symbols used for PCI Express and provides a brief description for each. These Symbols will be discussed in greater detail in following sections. Note that each of these Special Symbols, as well as the data Symbols, must be interpreted by looking at the 10-bit Symbol in its entirety.

Table 4-1: Special Symbols

Encoding	Symbol	Name	Description
K28.5	СОМ	Comma	Used for Lane and Link initialization and management
K27.7	STP	Start TLP	Marks the start of a Transaction Layer Packet
K28.2	SDP	Start DLLP	Marks the start of a Data Link Layer Packet
K29.7	END	End	Marks the end of a Transaction Layer Packet or a Data Link Layer Packet
K30.7	EDB	EnD Bad	Marks the end of a nullified TLP
K23.7	PAD	Pad	Used in Framing and Link Width and Lane ordering negotiations
K28.0	SKP	Skip	Used for compensating for different bit rates for two communicating Ports
K28.1	FTS	Fast Training Sequence	Used within an Ordered Set to exit from L0s to L0
K28.3	IDL	Idle	Used in the Electrical Idle Ordered Set (EIOS)
K28.4			Reserved
K28.6			Reserved
K28.7	EIE	Electrical Idle Exit	Reserved in 2.5 GT/s
			Used in the Electrical Idle Exit Ordered Set (EIEOS) and sent prior to sending FTS at speeds other than 2.5 GT/s

#### 4.2.1.3. 8b/10b Decode Rules

The Symbol tables for the valid 8b/10b codes are given in Appendix B. These tables have one column for the positive disparity and one column for the negative disparity.

A Transmitter is permitted to pick any disparity when first transmitting differential data after being in an Electrical Idle state. The Transmitter must then follow proper 8b/10b encoding rules until the next Electrical Idle state is entered.

The initial disparity for a Receiver that detects an exit from Electrical Idle is set to the disparity of the first Symbol used to obtain Symbol lock. Disparity may also be-reinitialized if Symbol lock is lost and regained during the transmission of differential information due to an implementation specific number of errors. All following received Symbols after the initial disparity is set must be in the found in the proper column corresponding to the current running disparity.

If a received Symbol is found in the column corresponding to the incorrect running disparity or if the Symbol does not correspond to either column, the Physical Layer must notify the Data Link

5

Layer that the received Symbol is invalid. This is a Receiver Error, and is a reported error associated with the Port (see Section 6.2).

#### 4.2.2. Framing and Application of Symbols to Lanes

There are two classes of framing and application of Symbols to Lanes. The first class consists of the Ordered Sets and the second class consists of TLP and DLLP packets. Ordered Sets are always transmitted serially on each Lane, such that a full Ordered Set appears simultaneously on all Lanes of a multi-Lane Link.

The Framing mechanism uses Special Symbol K28.2 "SDP" to start a DLLP and Special Symbol K27.7 "STP" to start a TLP. The Special Symbol K29.7 "END" is used to mark the end of either a TLP or a DLLP.

- The conceptual stream of Symbols must be mapped from its internal representation, which is implementation dependent, onto the external Lanes. The Symbols are mapped onto the Lanes such that the first Symbol (representing Character 0) is placed onto Lane 0; the second is placed onto Lane 1; etc. The x1 Link represents a degenerate case and the mapping is trivial, with all Symbols placed onto the single Lane in order.
- When no packet information or special Ordered Sets are being transmitted, the Transmitter is in the Logical Idle state. During this time idle data must be transmitted. The idle data must consist of the data byte 0 (00 Hexadecimal), scrambled according to the rules of Section 4.2.3 and 8b/10b encoded according to the rules of Section 4.2.1, in the same way that TLP and DLLP Data Symbols are scrambled and encoded. Likewise, when the Receiver is not receiving any packet information or special Ordered Sets, the Receiver is in Logical Idle and shall receive idle data as described above. During transmission of the idle data, the SKP Ordered Set must continue to be transmitted as specified in Section 4.2.7.

For the following rules, "placed" is defined to mean a requirement on the Transmitter to put the Symbol into the proper Lane of a Link.

- TLPs must be framed by placing an STP Symbol at the start of the TLP and an END Symbol or EDB Symbol at the end of the TLP (see Figure 4-5).
   DLLPs must be framed by placing an SDP Symbol at the start of the DLLP and an END Symbol at the end of the DLLP (see Figure 4-6).
   Logical Idle is defined to be a period of one or more Symbol Times when no information: TLPs, DLLPs or any type of Special Symbol is being Transmitted/Received. Unlike Electrical Idle, during Logical Idle the Idle Symbol (00h) is being transmitted and received.
   When the Transmitter is in Logical Idle, the Idle data Symbol (00h) shall be transmitted on all Lanes. This is scrambled according to the rules in Section 4.2.3.
  - Receivers must ignore incoming Logical Idle data, and must not have any dependency other than scramble sequencing on any specific data patterns.
  - ☐ For Links wider than x1, the STP Symbol (representing the start of a TLP) must be placed in Lane 0 when starting Transmission of a TLP from a Logical Idle Link condition.

☐ For Links wider than x1, the SDP Symbol (representing the start of a DLLP) must be placed in Lane 0 when starting Transmission of a DLLP from a Logical Idle Link condition. ☐ The STP Symbol must not be placed on the Link more frequently than once per Symbol Time. The SDP Symbol must not be placed on the Link more frequently than once per Symbol Time. As long as the above rules are satisfied, TLP and DLLP Transmissions are permitted to follow 5 each other successively. • One STP Symbol and one SDP Symbol may be placed on the Link in the same Symbol Time. Note: Links wider than x4 can have STP and SDP Symbols placed in Lane 4\*N, where N is a positive integer. For example, for x8, STP and SDP Symbols can be placed in Lanes 0 and 4; and for x16, STP and SDP Symbols can be placed in Lanes 0, 4, 8, or 12. 10 ☐ For xN Links where N is 8 or more, if an END or EDB Symbol is placed in a Lane K, where K does not equal N-1, and is not followed by a STP or SDP Symbol in Lane K+1 (i.e., there is no TLP or DLLP immediately following), then PAD Symbols must be placed in Lanes K+1 to Lane N-1. Note: For example, on a x8 Link, if END or EDB is placed in Lane 3, PAD must be placed 15 in Lanes 4 to 7, when not followed by STP or SDP. ☐ The EDB Symbol is used to mark the end of a nullified TLP. Refer to Section 3.5.2.1 for information on the usage of EDB. Receivers may optionally check for violations of the rules of this section. Any such violation is a Receiver Error, and is a reported error associated with the Port (see Section 6.2). 20




Figure 4-5: TLP with Framing Symbols Applied




Figure 4-6: DLLP with Framing Symbols Applied




Figure 4-7: Framed TLP on a x1 Link




Figure 4-8: Framed TLP on a x2 Link




Figure 4-9: Framed TLP on a x4 Link

### 4.2.3. Data Scrambling

The scrambling function can be implemented with one or many Linear Feedback Shift Registers (LFSRs) on a multi-Lane Link. When there is more than one Transmit LFSR per Link, these must operate in concert, maintaining the same simultaneous (see Table 4-9, Lane-to-Lane Output Skew) value in each LFSR. When there is more than one Receive LFSR per Link, these must operate in concert, maintaining the same simultaneous (see Table 4-12, Total Skew) value in each LFSR. Regardless of how they are implemented, LFSRs must interact with data on a Lane-by-Lane basis as if there was a separate LFSR as described here for each Lane within that Link. On the Transmit side, scrambling is applied to characters prior to the 8b/10b encoding. On the Receive side, descrambling is applied to characters after 8b/10b decoding.

The LFSR is graphically represented in Figure 4-10. Scrambling or unscrambling is performed by serially XORing the 8-bit (D0-D7) character with the 16-bit (D0-D15) output of the LFSR. An output of the LFSR, D15, is XORed with D0 of the data to be processed. The LFSR and data

register are then serially advanced and the output processing is repeated for D1 through D7. The LFSR is advanced after the data is XORed. The LFSR implements the polynomial:

$$G(X)=X^{16}+X^5+X^4+X^3+1$$

The mechanism(s) and/or interface(s) utilized by the Data Link Layer to notify the Physical Layer to disable scrambling is implementation specific and beyond the scope of this specification.

The data scrambling rules are the following:

The COM Symbol initializes the LFSR.
The LFSR value is advanced eight serial shifts for each Symbol except the SKP.
All data Symbols (D codes) except those within a Training Sequence Ordered Sets (e.g., TS1, TS2) and the Compliance Pattern (see Section 4.2.8) are scrambled.
All special Symbols (K codes) are not scrambled.
The initialized value of an LFSR seed (D0-D15) is FFFFh. Immediately after a COM exits the Transmit LFSR, the LFSR on the Transmit side is initialized. Every time a COM enters the Receive LFSR on any Lane of that Link, the LFSR on the Receive side is initialized.
Scrambling can only be disabled at the end of Configuration (see Section 4.2.6.3.5).
Scrambling does not apply to a loopback slave.



10

15

20

# IMPLEMENTATION NOTE

☐ Scrambling is always enabled in Detect by default.

#### Disabling Scrambling

Disabling scrambling is intended to help simplify test and debug equipment. Control of the exact data patterns is useful in a test and debug environment. Since scrambling is reset at the Physical Layer there is no reasonable way to reliably control the state of the data transitions through software. Thus, the Disable Scrambling bit is provided for these purposes.

The mechanism(s) and/or interface(s) utilized by the Data Link Layer to notify the Physical Layer to disable scrambling is component implementation specific and beyond the scope of this specification.

For more information on scrambling, see Appendix C.




Figure 4-10: LFSR with Scrambling Polynomial

### 4.2.4. Link Initialization and Training

This section defines the Physical Layer control process that configures and initializes each Link for normal operation. This section covers the following functions:

- normal operation. This section covers the following functions:

  configuring and initializing the Link
  supporting normal packet transfers
  supported state transitions when recovering from Link errors
  restarting a Port from low power states.
  The following are discovered and determined during the training process:
  Link width
  Link data rate
  Lane reversal
  polarity inversion.
  Training does:
  Link data rate negotiation.
  - ☐ Bit lock per Lane
- 15 Lane polarity
  - ☐ Symbol lock per Lane
  - ☐ Lane ordering within a Link
  - ☐ Link width negotiation
  - ☐ Lane-to-Lane de-skew within a multi-Lane Link.

#### 4.2.4.1. Training Sequences

5

10

Training sequences are composed of Ordered Sets used for initializing bit alignment, Symbol alignment and to exchange Physical Layer parameters. Training sequence Ordered Sets are never scrambled but are always 8b/10b encoded.

Training sequences (TS1 or TS2) are transmitted consecutively and can only be interrupted by SKP Ordered Sets (see Section 4.2.7) or EIEOSs in speeds other than 2.5 GT/s (see below).

The Training control bits for Hot Reset, Disable Link, and Enable Loopback are mutually exclusive, only one of these bits is permitted to be set at a time as well as transmitted on all Lanes in a configured (all Lanes in L0) or possible (all Lanes in Configuration) Link. If more than one of the Hot Reset, Disable Link, or Enable Loopback bits are set at the same time, the Link behavior is undefined.

Table 4-2: TS1 Ordered Set

Symbol Number	Encoded Values	Description
0	K28.5	COM for Symbol alignment
1	D0.0 - D31.7, K23.7	Link Number within component
2	D0.0 - D31.0, K23.7	Lane Number within Port
3	D0.0 - D31.7	N_FTS. This is the number of Fast Training Sequences required by the Receiver to obtain reliable bit and Symbol lock.

Symbol Number	Encoded Values	Description
4	D2.0, D2.2, D2.4, D2.6, D6.0, D6.2, D6.4, D6.6	Data Rate Identifier  Bit 0 – Reserved, set to 0b.  Bit 1 – When set to 1b, indicates 2.5 GT/s data rate supported.  Bit 2 – When set to 1b, indicates 5.0 GT/s data rate supported.  Devices that advertise the 5 GT/s data rate must also advertise support for the 2.5 GT/s data rate (i.e., set Bit 1 to 1b).  Bit 3:5 – Reserved, must be set to 0b.  Bit 6 (Autonomous Change) –  Downstream component: Autonomous Change/Selectable Deemphasis: When set to 1b in Configuration state and LinkUp = 1b, indicates that the speed or Link width change initiated by the Downstream component is not caused by a Link reliability issue.  In Recovery state, this bit indicates the de-emphasis level the Upstream component must operate in if it enters Polling. Compliance and operates in 5.0 GT/s data rate.  In Configuration. Linkwidth. Start substate with LinkUp = 0b and in the Loopback. Entry substate, this bit specifies the de-emphasis level the Upstream component must operate in if it enters Loopback state (from Configuration) and operates in 5.0 GT/s data rate.  For de-emphasis, a value of 1b indicates - 3.5 dB de-emphasis and a value of 0b indicates - 6 dB de-emphasis.  This bit is reserved in all other states for a Downstream component. Upstream component: In Polling. Active,  Configuration. Linkwidth. Start, and Loopback. Entry substates, this bit specifies the de-emphasis level the Downstream component must operate in 5.0 GT/s data rate if it enters Polling. Compliance and Loopback states, respectively. A value of 1b indicates -3.5 dB de-emphasis.  This bit is reserved for all other states.  Bit 7 (speed_change) – When set to 1b, indicates a request to change the speed of operation. This bit can be set to 1b only during Recovery. RcvrLock state.  All Lanes under the control of a common LTSSM must transmit the same value in this Symbol. Transmitters must advertise all supported data rates in Polling. Active and Configuration. LinkWidth. Start substates, including data rates they do not intend to operate on.

Symbol Number	Encoded Values	Description
5	D0.0, D1.0, D2.0, D4.0, D8.0, D16.0, D20.0	Training Control  Bit 0 – Hot Reset  Bit 0 = 0b, De-assert  Bit 1 – Disable Link  Bit 1 = 0b, De-assert  Bit 1 = 1b, Assert  Bit 2 – Loopback  Bit 2 = 0b, De-assert  Bit 2 = 1b, Assert  Bit 3 – Disable Scrambling  Bit 3 = 0b, De-assert  Bit 3 = 1b, Assert  Bit 4 – Compliance Receive  Bit 4 = 0b, De-assert  Bit 4 = 1b, Assert  Components that support 5 GT/s data rate must implement this bit as specified. Components that support only 2.5 GT/s data rate may optionally implement this bit as a Receiver. If not implemented for components that support only 2.5 GT/s data rate, this bit will be reserved and must behave as if the component received a 0b in this bit position.  Bit 5:7 – Reserved  Set to 0b
6 – 15	D10.2	TS1 Identifier

Table 4-3: TS2 Ordered Set

Symbol Number	Encoded Values	Description
0	K28.5	COM for Symbol alignment
1	D0.0 - D31.7, K23.7	Link Number within component
2	D0.0 - D31.0, K23.7	Lane Number within Port
3	D0.0 - D31.7	N_FTS. This is the number of Fast Training Sequences required by the Receiver to obtain reliable bit and Symbol lock.

Symbol Number	Encoded Values	Description
4	D2.0, D2.2, D2.4, D2.6, D6.0, D6.2, D6.4, D6.6	Data Rate Identifier Bit 0 – Reserved, set to 0b Bit 1 – When set to 1b, indicates 2.5 GT/s data rate supported. Bit 2 – When set to 1b, indicates 5.0 GT/s data rate supported. Devices that advertise the 5 GT/s data rate must also advertise support for the 2.5 GT/s data rate (i.e., set Bit 1 to 1b). Bit 3:5 – Reserved, must be set to 0b. Bit 6 (Autonomous Change/Link Upconfigure Capability/Selectable De-emphasis) – This bit is used for Link upconfigure capability notification, as well as Selectable De-emphasis by an Upstream component, and for Link upconfigure capability notification as well as autonomous bandwidth change notification by a Downstream component. In Configuration Complete substate (both for Upstream and Downstream components): When set to 1b, indicates the capability of the component to upconfigure the Link to a previously negotiated Link width during the current LinkUp = 1b state. The device advertising this optional capability must be capable of supporting at least a x1 Link in the Lane 0 assigned in the Configuration state.  In Recovery state for a Downstream component: When set to 1b by the Downstream component, indicates that the speed or Link width change initiated by the Downstream component is not caused by a Link reliability issue.  In Recovery state for an Upstream component: This bit must be set to 1b if the Upstream component wants the Link to operate in -3.5 dB in 5.0 GT/s speed and reset to 0b if the Upstream component wants the Link to operate in -6 dB in 5.0 GT/s speed if it is advertising 5.0 GT/s data rates (i.e., bit 2 of Symbol 4 is 1b).  In Polling Configuration substate both by Upstream and Downstream components: This indicates the de-emphasis level of transmission in 5.0 GT/s data rate if the receiving device enters Loopback from Configuration. A value of 1b indicates -3.5 dB de-emphasis and a value of 0b indicates -6 dB de-emphasis.  This bit is reserved in all the other states not covered above for an Upstream or Downstream component.  Bit 7 (speed_change) – When set to 1

Symbol Number	Encoded Values	Description
5	D0.0, D1.0, D2.0, D4.0, D8.0	Training Control  Bit 0 - Hot Reset  Bit 0 = 0b, De-assert  Bit 0 = 1b, Assert  Bit 1 - Disable Link  Bit 1 = 0b, De-assert  Bit 1 = 1b, Assert  Bit 2 - Loopback  Bit 2 = 0b, De-assert  Bit 2 = 1b, Assert  Bit 3 - Disable Scrambling  Bit 3 = 0b, De-assert  Bit 3 = 1b, Assert  Bit 4:7 - Reserved
6 – 15	D5.2	Set to 0b TS2 Identifier

## 4.2.4.2. Electrical Idle Sequences

Before a Transmitter enters Electrical Idle, it must always send the Electrical Idle Ordered Set (EIOS), a K28.5 (COM) followed by three K28.3 (IDL), at 2.5 GT/s data rates and two sets of a K28.5 (COM) followed by three K28.3 (IDL) (i.e., COM IDL IDL IDL IDL IDL IDL) at data rates greater than 2.5 GT/s, unless otherwise specified. After sending the last Symbol of the last Electrical Idle Ordered Set, the Transmitter must be in a valid Electrical Idle state as specified by  $T_{\text{TX-IDLE-SET-TO-IDLE}}$  (see Table 4-9).

Table 4-4: Electrical Idle Ordered Set (EIOS)

Symbol Number	Encoded Values	Description
0	K28.5	COM for Symbol alignment
1	K28.3	IDL
2	K28.3	IDL
3	K28.3	IDL

Table 4-5: Electrical Idle Exit Sequence Ordered Set (EIEOS) for Data Rates Greater Than 2.5 GT/s)

Symbol Number	Encoded Values	Description
0	K28.5	COM for Symbol alignment
1-14	K28.7	EIE – K Symbol with low frequency components for helping achieve exit from Electrical Idle
15	D10.2	TS1 Identifier

The Electrical Idle exit sequence (EIEOS) Ordered Set is transmitted only when operating at speeds other than 2.5 GT/s in the Recovery.RcvrLock, Recovery.RcvrCfg, and Configuration.Linkwidth.Start substates. The EIEOS ordered set is not scrambled but is always 8b/10b encoded. This Ordered Set has enough low frequency components and is sent periodically to ensure that the exit Electrical Idle circuitry can detect an exit from Electrical Idle. Before starting to send the first TS1 Ordered Set in the sequence of TS1/TS2 Ordered Sets in speeds other than 2.5 GT/s, an EIEOS is sent. An EIEOS is required to be sent after transmitting every 32 consecutive TS1 or TS2 Ordered Sets in speeds other than 2.5 GT/s. The EIEOS interval count must be reset to 0b after the first TS2 Ordered Set is received in the Recovery.RcvrCfg substate. An EIEOS is sent just prior to sending the first TS1 Ordered Set in the Configuration.Linkwidth.Start substate and the EIEOS interval count is reset to 0b. If any SKP Ordered Sets are sent in between the 32 TS1/TS2 Ordered Sets, those TS1/TS2 Ordered Sets are considered consecutive for sending the EIEOS.

Example: An LTSSM enters Recovery.RcvrLock substate from L0 in 5.0 GT/s speed. It transmits an EIEOS followed by TS1 Ordered Sets. It transmits 32 TS1 Ordered Sets following which it transmits the second EIEOS. Subsequently it sends two more TS1 Ordered Sets and enters Recovery.RcvrCfg where it transmits the third EIEOS after transmitting 30 TS2 Ordered Sets. It transmits 31 more TS2's (after the first 30 TS2's) in Recovery.RcvrCfg substate when it receives a TS2 Ordered Set. Since it receives its first TS2 Ordered Set, it will reset its EIEOS interval count to 0 and keep transmitting another 16 TS2's before transitioning to Recovery.Idle substate. Thus, it did not send an EIEOS in the midst of the last 47 TS2 Ordered Sets since the EIEOS interval count got reset to 0b. From Recovery.Idle, the LTSSM transitions to Configuration.Linkwidth.Start substate and transmits an EIEOS after which it starts transmitting the TS1 Ordered Sets.

While operating in speeds other than 2.5 GT/s, an implementation is permitted to not rely on the output of the Electrical Idle detection circuitry except when receiving the EIEOS during certain LTSSM states or during the receipt of the FTS prepended by the four consecutive EIE Symbols (see Section 4.2.4.5) at the Receiver during Rx.L0s state or the Modified Compliance Pattern in Polling.Compliance substate when the circuitry is required to signal an exit from Electrical Idle.

10

## 4.2.4.3. Inferring Electrical Idle

A device is permitted in all speeds of operation to infer Electrical Idle instead of detecting Electrical Idle using analog circuitry. Table 4-6 summarizes the conditions to infer Electrical Idle in the various substates.

Table 4-6: Electrical Idle Inference Conditions

State	2.5 GT/s	5.0 GT/s
LO	Absence of Update_FC or alternatively a SKP Ordered Set in 128 μs window	Absence of Update_FC or alternatively a SKP Ordered Set in 128 µs window
Recovery.RcvrCfg	Absence of a TS1 or TS2 Ordered Set in a 1280 UI interval	Absence of a TS1 or TS2 Ordered Set in a 1280 UI interval
Recovery.Speed when successful_speed_negotiation = 1b	Absence of a TS1 or TS2 Ordered Set in a 1280 UI interval	Absence of a TS1 or TS2 Ordered Set in a 1280 UI interval
Recovery.Speed when successful_speed_negotiation = 0b	Absence of an exit from Electrical Idle in an 2000 UI interval	Absence of an exit from Electrical Idle in a 16000 UI interval
Loopback.Active (as slave)	Absence of an exit from Electrical Idle in a 128 μs window	N/A

The Electrical Idle exit condition must not be determined based on inference of Electrical Idle condition. Note also that, for area efficiency, an implementation is permitted to choose to implement a common timeout counter per LTSSM and look for the Electrical Idle inference condition within the common timeout window determined by the common counter for each of the Lanes the LTSSM controls instead of having a timeout counter per Lane.



15

20

30

## IMPLEMENTATION NOTE

#### Inference of Electrical Idle

In L0 state, some number of Update\_FC's are expected to be received in a 128 µs window. Also in L0, a SKP Ordered Set is expected to be received on average every 1538 Symbols. As a simplification, it is permitted to use either one (or both) of these indicators to infer Electrical Idle. Hence, the absence of either an Update\_FC DLLP or alternatively a SKP Ordered Set in any 128 µs window can be inferred as Electrical Idle. In Recovery.RcvrCfg as well as Recovery.Speed with successful speed negotiation, the Receiver should receive TS1 or TS2 Ordered Sets continuously with the exception of the EIEOS and the SKP Ordered Set. Hence, the absence of a TS1 or TS2 Ordered Set in any 1280 UI interval (128 Symbol times) must be treated as Electrical Idle for components that implement the inference mechanism. In the event that the device enters Recovery. Speed with successful\_speed\_negotiation = 0b, there is a possibility that the device had failed to receive Symbols. Hence, the Electrical Idle inference is done as an absence of exit from Electrical Idle. In speeds other than 2.5 GT/s, Electrical Idle exit is guaranteed only on receipt of an EIEOS. Hence, the window is set to 16000 UI for detecting an exit from Electrical Idle in 5.0 GT/s speeds. In 2.5 GT/s speed, Electrical Idle exit must be detected with every Symbol received. Hence, absence of Electrical Idle exit in an 2000 UI window constitutes an Electrical Idle condition.

#### 4.2.4.4. Lane Polarity Inversion

During the training sequence, the Receiver looks at Symbols 6-15 of TS1 and TS2 as the indicator of Lane polarity inversion (D+ and D- are swapped). If Lane polarity inversion occurs, the TS1 Symbols 6-15 received will be D21.5 as opposed to the expected D10.2. Similarly, if Lane polarity inversion occurs, Symbols 6-15 of the TS2 Ordered Set will be D26.5 as opposed to the expected D5.2. This provides the clear indication of Lane polarity inversion.

If polarity inversion is detected the Receiver must invert the received data. The Transmitter must never invert the transmitted data. Support for Lane Polarity Inversion is required on all PCI Express Receivers across all Lanes independently.

#### Fast Training Sequence (FTS) 4.2.4.5.

Fast Training Sequence (FTS) is the mechanism that is used for bit and Symbol lock when 25 transitioning from L0s to L0. The FTS is used by the Receiver to detect the exit from Electrical Idle and align the Receiver's bit/Symbol receive circuitry to the incoming data. Refer to Section 4.2.5 for a description of L0 and L0s.

A single FTS comprises one K28.5 (COM) Symbol followed by three K28.1 Symbols. The maximum number of FTSs (N\_FTS) that a component can request is 255, providing a bit time lock of 4 \* 255 \* 10 \* UI. If the speed of operation is greater than 2.5 GT/s, four consecutive EIE Symbols are transmitted at valid signal levels prior to transmitting the first FTS. These Symbols will help the Receiver detect exit from Electrical Idle. An implementation that does not guarantee proper signaling levels for up to the allowable time on the Transmitter pins (see Table 4-9) since exiting Electrical Idle condition is required to prepend its first FTS by extra EIE Symbols so that the Receiver can receive at least four EIE Symbols at valid signal levels. Implementations must not transmit more than eight EIE Symbols prior to transmitting the first FTS. A component is permitted to advertise different N\_FTS rates at different speeds. For speeds other than 2.5 GT/s, a component may choose to advertise an appropriate N\_FTS number considering that it will receive the four EIE Symbols. 4096 FTSs must be sent when the Extended Synch bit is set in order to provide external Link monitoring tools with enough time to achieve bit and framing synchronization. SKP Ordered Sets must be scheduled and transmitted between FTSs as necessary to meet the definitions in Section 4.2.7 with the exception that no SKP Ordered Sets can be transmitted during the first N\_FTS FTSs. A single SKP Ordered Set is always sent after the last FTS is transmitted. Note that it is possible that two SKP Ordered Sets can be transmitted back to back (one SKP Ordered Set to signify the completion of the 4096 FTSs and one scheduled and transmitted to meet the definitions described in Section 4.2.7).

N\_FTS defines the number of FTSs that must be transmitted when transitioning from L0s to L0. At the 2.5 GT/s data rate, the value that can be requested by a component corresponds to a Symbol lock time of 16 ns (N\_FTS set to 0b and one SKP Ordered Set) to  $\sim$ 4 µs (N\_FTS set to 255), except when the Extended Synch bit is set, which requires the transmission of 4096 FTSs resulting in a bit lock time of 64 µs. Note that the N\_FTS value reported by a component may change; for example, due to software modifying the value in the Common Clock Configuration bit (Section 7.8.7).

If the N\_FTS period of time expires before the Receiver obtains bit lock, Symbol lock, and Lane-to-Lane de-skew on all Lanes of the configured Link, the Receiver must transition to the Recovery. This sequence is detailed in the LTSSM in Section 4.2.5.

## 4.2.4.6. Link Error Recovery

10

15

20

25

30

- ☐ Link Errors are defined as 8b/10b decode errors, loss of Symbol lock, Elasticity Buffer Overflow/Underflow, or loss of Lane-to-Lane de-skew.
  - 8b/10b decode errors must be checked and trigger a Receiver Error in specified LTSSM states (see Table 4-4), which is a reported error associated with the Port (see Section 6.2). Triggering a Receiver Error on any or all of Framing Error, Loss of Symbol Lock, Lane Deskew Error, and Elasticity Buffer Overflow/Underflow is optional.
- On a configured Link, which is in L0, error recovery will at a minimum be managed in a Layer above the Physical Layer (as described in Section 3.5) by directing the Link to transition to Recovery.
  - Note: Link Errors may also result in the Physical Layer initiating a LTSSM state transition from L0 to Recovery.
- ☐ All LTSSM states other than L0 make progress<sup>21</sup> when Link Errors occur.

<sup>&</sup>lt;sup>21</sup> In this context, progress is defined as the LTSSM not remaining indefinitely in one state with the possible exception of Detect.

- Note: Link errors that occur, while in LTSSM states other than L0, must not result in the Physical Layer initiating a LTSSM state transition.
- ☐ If a Lane detects an implementation specific number of 8b/10b errors, Symbol lock must be verified or re-established as soon as possible.<sup>22</sup>

#### 4.2.4.7. Reset

Reset is described from a system point of view in Section 6.6.

#### 4.2.4.7.1. Fundamental Reset

- ☐ Fundamental Reset applies only when Main power is present.
- ☐ Fundamental Reset does not apply when no power or Aux power is present.

When Fundamental Reset is asserted:

- The Receiver terminations are required to meet  $Z_{\text{RX-HIGH-IMP-DC-POS}}$  and  $Z_{\text{RX-HIGH-IMP-DC-NEG}}$  (see Table 4-12).
  - $\Box$  The Transmitter is required only to meet  $I_{TX-SHORT}$  (see Table 4-9).
  - ☐ The Transmitter holds a constant DC common mode voltage.<sup>23</sup>

When Fundamental Reset is de-asserted:

☐ The Port LTSSM (see Section 4.2.5) is initialized (see Section 6.6.1 for additional requirements).

#### 4.2.4.7.2. Hot Reset

Hot Reset is a protocol reset defined in Section 4.2.5.11.

## 4.2.4.8. Link Data Rate Negotiation

All devices are required to start Link initialization using a 2.5 GT/s data rate on each Lane. A field in the training sequence Ordered Set (see Section 4.2.4) is used to advertise all supported data rates. The Link trains to L0 initially in 2.5 GT/s data rate after which data rate change occurs by going through the Recovery state.

<sup>&</sup>lt;sup>22</sup> The method to verify and re-establish Symbol lock is implementation specific.

<sup>&</sup>lt;sup>23</sup> The common mode being driven is not required to meet the Absolute Delta Between DC Common Mode during L0 and Electrical Idle (V<sub>TX-CM-DC-ACTIVE-IDLE-DELTA</sub>) specification (see Table 4-9).

## 4.2.4.9. Link Width and Lane Sequence Negotiation

PCI Express Links must consist of 1, 2, 4, 8, 12, 16, or 32 Lanes in parallel, referred to as x1, x2, x4, x8, x12, x16, and x32 Links, respectively. All Lanes within a Link must simultaneously (transmit data based on the same frequency with a skew between Lanes not to exceed  $L_{\text{TX-SKEW}}$  (Table 4-9). The negotiation process is described as a sequence of steps.

The negotiation establishes values for Link number and Lane number for each Lane that is part of a valid Link; each Lane that is not part of a valid Link exits the negotiation to become a separate Link or remains in Electrical Idle.

During Link width and Lane number negotiation, the two communicating Ports must accommodate the maximum allowed Lane-to-Lane skew as specified by  $L_{RX-SKEW}$  in Table 4-12.

Optional Link negotiation behaviors include Lane reversal, variable width Links, splitting of Ports into multiple Links and the configuration of a crosslink.

Annex specifications to this specification may impose other rules and restrictions that must be comprehended by components compliant to those annex specifications; it is the intent of this specification to comprehend interoperability for a broad range of component capabilities.

## 4.2.4.9.1. Required and Optional Port Behavior

- The ability for a xN Port to form a xN Link as well as a x1 Link (where N can be 32, 16, 12, 8, 4, 2, and 1) is required.
  - Note: Designers must connect Ports between two different components in a way that allows those components to meet the above requirement. If the Ports between components are connected in ways that are not consistent with intended usage as defined by the component's Port descriptions/data sheets, behavior is undefined.
  - The ability for a xN Port to form any Link width between N and 1 is optional.
    - Note: An example of this behavior includes a x16 Port which can only configure into only one Link, but the width of the Link can be configured to be x12, x8, x4, x2 as well as the required widths of x16 and x1.
- The ability to split a Port into two or more Links is optional.
  - Note: An example of this behavior would be a x16 Port that may be able to configure two x8 Links, four x4 Links, or 16 x1 Links.
  - ☐ Support for Lane reversal is optional.

20

- If implemented, Lane reversal must be done for both the Transmitter and Receiver of a given Port for a multi-Lane Link.
- Note: An example of Lane reversal consists of Lane 0 of an Upstream Port attached to Lane N-1 of a Downstream Port where either the Downstream or Upstream device may reverse the Lane order to configure a xN Link.

Support for formation of a crosslink is optional. In this context, a Downstream Port connected to a Downstream Port or an Upstream Port connected to an Upstream Port is a crosslink.

Current and future electromechanical and/or form factor specifications may require the implementation of some optional features listed above. Component designers must read the specifications for the systems that the component(s) they are designing will used in to ensure compliance to those specifications.

#### 4.2.4.10. Lane-to-Lane De-skew

5

10

15

20

25

The Receiver must compensate for the allowable skew between all Lanes within a multi-Lane Link (see Table 4-9 and Table 4-12) before delivering the data and control to the Data Link Layer.

An unambiguous de-skew mechanism uses the COM Symbol transmitted during training sequence or SKP Ordered Sets across all Lanes within a configured Link. Other de-skew mechanisms may also be employed. Lane-to-Lane de-skew must be performed during Configuration, Recovery, and L0s in the LTSSM.

## 4.2.4.11. Lane vs. Link Training

The Link initialization process builds unassociated Lanes of a Port into associated Lanes that form a Link. For Lanes to configure properly into a desired Link, the TS1 and TS2 Ordered Sets must have the appropriate fields (Symbol 3, 4, and 5) set to the same value on all Lanes.

Links are formed at the conclusion of Configuration.

- Note: If the optional behavior of a Port being able to configure multiple Links is employed, the following observations can be made:
  - A separate LTSSM is needed for the maximum number of Links that are desired to be configured by any given Port.
  - The LTSSM Rules are written for configuring one Link. The decision to configure Links in a serial fashion or parallel is implementation specific.

# 4.2.5. Link Training and Status State Machine (LTSSM) Descriptions

The LTSSM states are illustrated in Figure 4-11. These states are described in following sections.

All timeout values specified in the Link Training and Status state machine (LTSSM) timeout values are minus 0 seconds and plus 50% unless explicitly stated otherwise. All timeout values must be set to the specified values after power-on/reset. All counter values must be set to the specified values after power-on/reset.

#### 4.2.5.1. Detect

The purpose of this state is to detect when a far end termination is present. This state can be entered at any time if directed.

## 4.2.5.2. Polling

The Port transmits training Ordered Sets and responds to the received training Ordered Sets. In this state, bit lock and Symbol lock are established and Lane polarity is configured.

The polling state includes Polling. Compliance (see Section 4.2.6.2.2). This state is intended for use 5 with test equipment used to assess if the Transmitter and the interconnect present in the device under test setup is compliant with the voltage and timing specifications in Table 4-9 and Table 4-12.

The Polling. Compliance state also includes a simplified inter-operability testing scheme that is intended to be performed using a wide array of test and measurement equipment (i.e., pattern generator, oscilloscope, BERT, etc.). This portion of the Polling. Compliance state is logically entered by at least one component asserting the Compliance Receive bit (bit 4 in Symbol 5 of TS1) while not asserting the Loopback bit (bit 2 in Symbol 5 of TS1) upon entering Polling. Active. A provision for changing speeds to the highest common transmitted and received Link speed (Symbol 4 of TS1) is also included to make this behavior scalable to various Link speeds.



10

15

## IMPLEMENTATION NOTE

## Use of Polling Compliance

Polling.Compliance is intended for a compliance test environment and not entered during normal operation and cannot be disabled for any reason. Polling.Compliance is entered based on the physical system environment or configuration register access mechanism as described in Section 4.2.6.2.1. Any other mechanism that causes a Transmitter to output the compliance pattern is implementation specific and is beyond the scope of this specification.

#### 4.2.5.3. Configuration

In Configuration, both the Transmitter and Receiver are sending and receiving data at the negotiated 20 data rate. The Lanes of a Port configure into a Link through a width and Lane negotiation sequence. Also, Lane-to-Lane de-skew must occur, scrambling can be disabled, the N\_FTS is set, and the Disable or Loopback states can be entered.

### 4.2.5.4. Recovery

In Recovery, both the Transmitter and Receiver are sending and receiving data using the configured Link and Lane number as well as the previously supported data rate(s). Recovery allows a configured Link to change the speed of operation if desired, re-establish bit lock, Symbol lock, and Lane-to-Lane de-skew. Recovery is also used to set a new N\_FTS and enter the Loopback, Disable, Hot Reset, and Configuration states.

#### 4.2.5.5. LO

5

10

15

20

L0 is the normal operational state where data and control packets can be transmitted and received. All power management states are entered from this state.

#### 4.2.5.6. LOS

L0s is intended as a power savings state.

L0s allows a Link to quickly enter and recover from a power conservation state without going through Recovery.

The entry to L0s occurs after receiving an EIOS.

The exit from L0s to L0 must re-establish bit lock, Symbol lock, and Lane-to-Lane de-skew.

A Transmitter and Receiver Lane pair on a Port are not required to both be in L0s simultaneously.

#### 4.2.5.7. L1

L1 is intended as a power savings state.

The L1 state allows an additional power savings over L0s at the cost of additional resume latency.

The entry to L1 occurs after being directed by the Data Link Layer and receiving an EIOS.

#### 4.2.5.8. L2

Power can be aggressively conserved in L2. Most of the Transmitter and Receiver may be shut off.<sup>24</sup> Main power and clocks are not guaranteed, but aux<sup>25</sup> power is available.

When Beacon support is required by the associated system or form factor specification, an Upstream Port that supports the wakeup capability must be able to send; and a Downstream Port must be able to receive; a wakeup signal referred to as a Beacon.

The entry to L2 occurs after being directed by the Data Link Layer and receiving an EIOS.

<sup>&</sup>lt;sup>24</sup> The exception is the Receiver termination, which must remain in a low impedance state.

<sup>&</sup>lt;sup>25</sup> In this context, "aux" power means a power source which can be used to drive the Beacon circuitry.

#### 4.2.5.9. Disabled

The intent of the Disabled state is to allow a configured Link to be disabled until directed or Electrical Idle is exited (i.e., due to a hot removal and insertion) after entering Disabled.

Disabled uses bit 1 (Disable Link) in the Training Control field (see Table 4-2 and Table 4-3) which is sent within the TS1 and TS2 training Ordered Set.

A Link can enter Disabled if directed by a higher Layer. A Link can also reach the Disable state by receiving two consecutive TS1 Ordered Sets with the Disable Link bit asserted (see Section 4.2.6.9).

## 4.2.5.10. Loopback

Loopback is intended for test and fault isolation use. Only the entry and exit behavior is specified, all other details are implementation specific. Loopback can operate on either a per Lane or configured Link basis.

A loopback master is the component requesting Loopback. 10

A loopback slave is the component looping back the data.

Loopback uses bit 2 (Loopback) in the Training Control field (see Table 4-2 and Table 4-3) which is sent within the TS1 and TS2 training Ordered Set.

The entry mechanism for loopback master is device specific.

The loopback slave device enters Loopback whenever two consecutive TS1 Ordered Sets are received with the Loopback bit set.



15

20

25

## IMPLEMENTATION NOTE

#### Use of Loopback

Once in the Loopback state, the master can send any pattern of Symbols as long as the rules of 8b/10b encoding (including disparity) are followed. Once in Loopback, the concept of data scrambling is no longer relevant; what is sent out is looped back. The mechanism(s) and/or interface(s) utilized by the Data Link Layer to notify the Physical Layer to enter the Loopback state is component implementation specific and beyond the scope of this specification.

#### 4.2.5.11. Hot Reset

Hot Reset uses bit 0 (Hot Reset) in the Training Control field (see Table 4-2 and Table 4-3) within the TS1 and TS2 training Ordered Set.

A Link can enter Hot Reset if directed by a higher Layer. A Link can also reach the Hot Reset state by receiving two consecutive TS1 Ordered Sets with the Hot Reset bit asserted (see Section 4.2.6.11).

## 4.2.6. Link Training and Status State Rules

Various Link status bits are monitored through software with the exception of LinkUp which is monitored by the Data Link Layer. Table 4-7 describes how the Link status bits must be handled throughout the LTSSM (for more information, see Section 3.1 for LinkUp; Section 7.8.8 for Link Speed, LinkWidth; and Link Training; Section 6.2 for Receiver Error; and Section 6.7 for In-Band Presence).

Table 4-7: Link Status Mapped to the LTSSM

LTSSM State Link Width Li		Link Speed	LinkUp	Link Training	Receiver Error	In-Band Presence <sup>26</sup>
Detect	Undefined	Undefined	0b	0b	No action	0b
Polling	Undefined	Set to 2.5 GT/s on entry from Detect. Link speed may change on entry to Polling.Com pliance.	Ob	Ob	No action	1b
Configuration	Set	No action	0b/1b <sup>27</sup>	1b	Set on 8b/10b Error	1b
Recovery	No action	Set to new speed when speed changes	1b	1b	No action	1b
LO	No action	No action	1b	Ob	Set on 8b/10b Error or optionally on Framing Violation, Loss of Symbol Lock, Lane Deskew Error, or Elasticity Buffer Overflow/ Underflow	1b

<sup>&</sup>lt;sup>26</sup> In-band refers to the fact that no sideband signals are used to calculate the presence of a powered up device on the other end of a Link.

<sup>&</sup>lt;sup>27</sup> LinkUp will always be 0 if coming into Configuration via Detect -> Polling -> Configuration and LinkUp will always be 1 if coming into Configuration from any other state.

LTSSM State	Link Width	Link Speed	LinkUp	Link Training	Receiver Error	In-Band Presence <sup>26</sup>
L0s	No action	No action	1b	0b	No action	1b
L1	No action	No action	1b	0b	No action	1b
L2	No action	No action	1b	0b	No action	1b
Disabled	Undefined	Undefined	0b	0b	Optional: Set on 8b/10b Error	1b
Loopback	No action	Link speed may change on entry to Loopback from Configuratio n.	Ob	Ob	No action	1b
Hot Reset	No action	No action	0b	0b	Optional: Set on 8b/10b Error	1b

The state machine rules for configuring and operating a PCI Express Link are defined in the following sections.




Figure 4-11: Main State Diagram for Link Training and Status State Machine

#### 4.2.6.1. Detect

The Detect substate machine is shown in Figure 4-12.

#### 4.2.6.1.1. Detect.Quiet

- ☐ Transmitter is in an Electrical Idle state.
  - Note: The DC common mode voltage is not required to be within specification.
- 2.5 GT/s data rate is selected as the frequency of operation. If the frequency of operation was not 2.5 GT/s data rate on entry to this substate, the LTSSM must stay in this substate for at least 1 ms, during which the frequency of operation must be changed to the 2.5 GT/s data rate.
  - Note: This does not affect the advertised data rate in TS1 and TS2.
  - $\Box$  LinkUp = 0b (status is cleared).
- The directed\_speed\_change variable is reset to 0b. The upconfigure\_capable variable is reset to 0b. The idle\_to\_rlock\_transitioned variable is reset to 0b. The select\_deemphasis variable must be set to either 0b or 1b based on platform specific needs for the Downstream component and

identical to the Selectable De-emphasis bit in the Link Control 2 register for an Upstream component.

• Note that since these variables are defined with the 2.0 specification, pre-2.0 devices would not implement these variables and will always take the path as if the directed\_speed\_change and upconfigure\_capable variables are constantly reset to 0b and the idle\_to\_rlock\_transitioned variable is constantly set to 1b.

	The next state	is Detect.	Active a	fter a 1	2 ms	timeout or	if Electric	cal Idle is	broken	on any	Lane.
--	----------------	------------	----------	----------	------	------------	-------------	-------------	--------	--------	-------

#### 4.2.6.1.2. Detect.Active

5

10

15

20

25

	e Transmitter performs a Receiver Detection sequence on all un-configured Lanes that can mone or more Links (see Section 4.3.1.8 for more information).
1011	in one of more Lanks (see section 4.3.1.6 for more information).
☐ Ne:	xt state is Polling if a Receiver is detected on all unconfigured Lanes.
☐ Nex	xt state is Detect.Quiet if a Receiver is not detected on any Lanes.

- 1. Wait for 12 ms.
- 2. The Transmitter performs a Receiver Detection sequence on all un-configured Lanes that can form one or more Links (see Section 4.3.5.7 for more information),
  - ♦ The next state is Polling if exactly the same Lanes detect a Receiver as the first Receiver Detection sequence.
    - Lanes that did not detect a Receiver must:

☐ If at least one but not all un-configured Lanes detect a Receiver, then:

i) Be associated with a new LTSSM if this optional feature is supported.

or

- ii) All Lanes that cannot be associated with an optional new LTSSM must transition to Electrical Idle.<sup>28</sup>
  - Note: These Lanes must be re-associated with the LTSSM immediately after the LTSSM in progress transitions back to Detect.
  - Note: An EIOS does not need to be sent before transitioning to Electrical Idle.
- Otherwise, the next state is Detect.Quiet.

<sup>&</sup>lt;sup>28</sup> The common mode being driven is not required to meet the Absolute Delta Between DC Common Mode During L0 and Electrical Idle (V<sub>TX-CM-DC-ACTIVE-IDLE-DELTA</sub>) specification (see Table 4-9).




Figure 4-12: Detect Substate Machine

## 4.2.6.2. Polling

The Polling substate machine is shown in Figure 4-13.

## 4.2.6.2.1. Polling.Active

- ☐ Transmitter sends TS1 Ordered Sets with Lane and Link numbers set to PAD (K23.7) on all Lanes that detected a Receiver during Detect.
  - The Transmitter must wait for its TX common mode to settle before exiting from Electrical Idle and transmitting the TS1 Ordered Sets.
    - ♦ Note: The Transmitter must drive patterns in the default voltage level of the Transmit Margin field within 192 ns from entry to this state. This transmit voltage level will remain in effect until Polling.Compliance or Recovery.RcvrLock is entered.
- Next state is Polling.Compliance if the Enter Compliance bit (bit 4) in the Link Control 2 register is 1b. If the Enter Compliance bit was set prior to entry to Polling.Active, the transition to Polling.Compliance must be immediate without sending any TS1 Ordered Sets.
  - ☐ Next state is Polling.Configuration after at least 1024 TS1 Ordered Sets were transmitted, and all Lanes that detected a Receiver during Detect receive eight consecutive TS1 or TS2 Ordered Sets or their complement with both of the following conditions:
    - Lane and Link numbers set to PAD (K23.7)
    - Compliance Receive bit (bit 4 of Symbol 5) is 0b in the received TS1'es, if any, or Loopback bit (bit 2 of Symbol 5) is 1b in the received TS1 or TS2 Ordered Sets.
  - Otherwise, after a 24 ms timeout the next state is:
    - Polling.Configuration if,
      - i. Any Lane, which detected a Receiver during Detect, received eight consecutive TS1 or TS2 Ordered Sets (or their complement) satisfying the following conditions:
        - 1. the Lane and Link numbers set to PAD (K23.7),
        - 2. the Compliance Receive bit (bit 4 of Symbol 5) is 0b or Loopback bit (bit 2 of Symbol 5) is 1b.

and a minimum of 1024 TS1s are transmitted after receiving one TS1.

196

5

10

15

20

And

5

15

20

30

35

- ii. At least a predetermined number of Lanes that detected a Receiver during Detect have detected an exit from Electrical Idle at least once since entering Polling. Active.
  - Note: This prevents one or more bad Receivers or Transmitters from holding up a valid Link from being configured, and allows for additional training in Polling. Configuration. The exact number of predetermined Lanes is implementation specific. Note that up to the 1.1 specification this predetermined number was equal to the total number of Lanes that detected a Receiver.
  - Note: Any Lane that receives eight consecutive TS1 or TS2 Ordered Sets should have detected an exit from Electrical Idle at least once since entering Polling. Active.
- Else Polling.Compliance if either (a) or (b) is true:
  - (a) less than the predetermined number of Lanes from (ii) above have detected an exit from Electrical Idle since entering Polling. Active.
  - (b) any Lane that detected a Receiver during Detect received eight consecutive TS1 Ordered Sets (or their complement) with the Lane and Link numbers set to PAD (K23.7), the Compliance Receive bit (bit 4 of Symbol 5) is 1b, and the Loopback bit (bit 2 of Symbol 5) is 0b.
  - ♦ Note: If a passive test load is applied on all Lanes then the device will go to Polling.Compliance.
- Else Detect if the conditions to transition to Polling.Configuration or Polling.Compliance are not met

## 4.2.6.2.2. Polling.Compliance

- The Transmit Margin field of the Link Control 2 register is sampled on entry to this substate and becomes effective on the transmit package pins within 192 ns of entry to this substate and remain effective through the time the LTSSM is in this substate.
- The data rate and de-emphasis level for transmitting the compliance pattern are determined on the transition from Polling. Active to Polling. Compliance using the following algorithm.
  - If the component is capable of transmitting at the 2.5 GT/s data rate only, the data rate for transmitting the compliance pattern is 2.5 GT/s and the de-emphasis level is -3.5 dB.
  - Else if a component entered Polling.Compliance due to detecting eight consecutive TS1 Ordered Sets in Polling.Active with the Compliance Receive bit (bit 4 of Symbol 5) asserted and the Loopback bit (bit 2 of Symbol 5) deasserted then the data rate for transmission is the highest common transmitted and received Link speed (Symbol 4 of the TS1 sequence) advertised on the eight consecutive TS1 Ordered Sets received on any Lane that detected a Receiver during Detect. The select\_deemphasis variable must be set equal to the Selectable De-emphasis bit (Symbol 4 bit 6) in the eight consecutive TS1 Ordered Sets it received in Polling.Active substate.

- Else if the Enter Compliance bit in the Link Control 2 register is 1b, the data rate for transmitting the compliance pattern is defined by the Target Link Speed field in the Link Control 2 register. The select\_deemphasis variable is set equal to the Compliance Deemphasis bit in the Link Control 2 register.
- Else the data rate and de-emphasis level settings are defined as follows based on the number of times Polling. Compliance has been entered with this entry criteria:

```
Setting #1: Data Rate = 2.5 \text{ GT/s}, De-emphasis Level = -3.5 \text{ dB}
```

Setting #2: Data Rate = 
$$5.0 \text{ GT/s}$$
, De-emphasis Level =  $-3.5 \text{ dB}$ 

Setting #3: Data Rate = 
$$5.0 \text{ GT/s}$$
, De-emphasis Level =  $-6 \text{ dB}$ 

Subsequent entries to Polling. Compliance repeat the above sequence. For example, the state sequence which causes a component to transmit the Compliance pattern at a data rate of 5 GT/s and a de-emphasis level of -6 dB is: Polling. Active, Polling. Compliance (2.5 GT/s and -3.5 dB), Polling. Active, Polling. Compliance (5.0 GT/s and -3.5 dB), Polling. Active, Polling.Compliance (5.0 GT/s and -6 dB).



5

10

20

25

30

## IMPLEMENTATION NOTE

### Compliance Load Board Usage to Generate Compliance Patterns

It is envisioned that the compliance load (base) board may send a 100 MHz signal for about 1 ms on 15 one leg of a differential pair at 350 mV peak-to-peak on any Lane to cycle the device to the desired speed and de-emphasis level. The device under test is required to cycle through the following settings in order, for each entry to Polling. Compliance from Polling. Active, starting with the first setting on the first entry to Polling. Compliance after the Fundamental Reset:

- $\square$  Data Rate = 2.5 GT/s, De-emphasis Level = -3.5 dB.
- $\Box$  Data Rate = 5.0 GT/s, De-emphasis Level = -3.5 dB.
- $\Box$  Data Rate = 5.0 GT/s, De-emphasis Level = -6 dB.

☐ If the compliance pattern data rate is not 2.5 GT/s and any TS1 Ordered Sets were transmitted in Polling. Active prior to entering Polling. Compliance, the Transmitter sends two consecutive EIOS prior to entering Electrical Idle. If the compliance pattern data rate is not 2.5 GT/s and TS1 Ordered Sets were not transmitted in Polling. Active prior to entering Polling. Compliance, the Transmitter must enter Electrical Idle without transmitting the EIOS. During the period of Electrical Idle, the data rate is changed to the new speed and stabilized. If the frequency of operation will be 5.0 GT/s, the de-emphasis level must be set to -3.5 dB if the select\_deemphasis variable is 1b else it must be set to -6 dB. The period of Electrical Idle is greater than 1 ms but it is not to exceed 2 ms.

☐ Behavior during Polling Compliance after the Link speed and de-emphasis level are determined must follow the following rules:

5

10

15

20

25

30

35

40

- If a component entered Polling.Compliance due to detecting eight consecutive TS1 Ordered Sets in Polling.Active with the Compliance Receive bit (bit 4 of Symbol 5) asserted and the Loopback bit (bit 2 of Symbol 5) deasserted or both the Enter Compliance bit and the Enter Modified Compliance bit in the Link Control 2 register are set to 1b then the Transmitter sends out the Modified Compliance Pattern (see Section 4.2.9) at the above determined data rate and de-emphasis level with the error status Symbol set to all 0's on all Lanes that detected a Receiver during Detect.
  - ♦ A particular Lane's Receiver independently signifies a successful lock to the incoming Modified Compliance Pattern by looking for any one occurrence of the Modified Compliance Pattern and then setting the Pattern Lock bit (bit 8 of the 8 bit error status Symbol) in the same Lane of its own transmitted Modified Compliance Pattern.
    - Note: The error status Symbols are not to be used for the lock process since they are undefined at any given moment.
    - Note: An occurrence is defined above as the following sequence of 8b/10b Symbols; K28.5, D21.5, K28.5, and D10.2 or the complement of each of the individual Symbols.
    - Note: The device under test must set the Pattern Lock bit of the Modified Compliance Pattern it transmits at the Transmitter package pin(s) after successfully locking to the incoming Modified Compliance Pattern within 1 ms of receiving the Modified Compliance Pattern at its Receiver package pin(s).
  - Once a particular Lane indicates it has locked to the incoming Modified Compliance Pattern the error status Symbol for that particular Lane is incremented every time a Receiver error occurs.
    - Note: The error status Symbol uses the lower 7 bits as the Receive Error Count field and will remain stuck at all 1's if the count reaches 127.
    - The Receiver must not make any assumption about the 10-bit patterns it will receive when in this substate.
  - ♦ If the Enter Compliance bit in the Link Control 2 register is 0b, the next state is Detect if directed
  - ♦ Else if the Enter Compliance bit was set to 1b on entry to Polling. Compliance, next state is Polling. Active if any of the following conditions apply:
    - The Enter Compliance bit in the Link Control 2 register has changed to 0b
    - The device is a Downstream component and an EIOS is received on any Lane. The Enter Compliance bit is reset to 0b when this condition is true.

If the Transmitter was transmitting at a data rate other than 2.5 GT/s, or the Enter Compliance bit in the Link Control 2 register is set to 1b, the Transmitter sends eight consecutive EIOS and enters Electrical Idle prior to transitioning to Polling. Active. During the period of Electrical Idle, the data rate is changed to 2.5 GT/s and stabilized and the de-emphasis level is set to -3.5 dB. The period of Electrical Idle is greater than 1 ms but must not exceed 2 ms.

- Note: Sending multiple EIOS provides enough robustness such that the other component detects at least one EIOS and exits Polling. Compliance substate when the configuration register mechanism was used for entry.
- Else (i.e., entry to Polling.Compliance is not due to the Compliance Receive bit assertion with Loopback bit deassertion in the received consecutive TS Ordered Sets and not due to the Enter Compliance bit and the Enter Modified Compliance bit in the Link Control 2 register set to 1b)
  - (a) Transmitter sends out the compliance pattern on all Lanes that detected a Receiver during Detect at the data rate determined above..
  - (b) Next state is Polling. Active if any of the following three conditions are true:
    - 1. Electrical Idle exit has been detected at the Receiver of any Lane that detected a Receiver during Detect, and the Enter Compliance bit in the Link Control 2 register is 0b.
    - 2. The Enter Compliance bit in the Link Control 2 register has changed to 0b (from 1b) since entering Polling.Compliance.
    - 3. The component is a Downstream component, the Enter Compliance bit in the Link Control 2 register is set to 1b and an EIOS has been detected on any Lane. The Enter Compliance bit is reset to 0b when this condition is true.

If the Transmitter is transmitting at a data rate other than 2.5 GT/s, or the Enter Compliance bit in the Link Control 2 register was set to 1b during entry to Polling.Compliance, the Transmitter sends eight consecutive EIOSs and enters Electrical Idle prior to transitioning to Polling.Active. During the period of Electrical Idle, the data rate is changed to 2.5 GT/s and stabilized. The period of Electrical Idle is greater than 1 ms but must not exceed 2 ms.

Note: Sending multiple EIOSs provides enough robustness such that the other component detects at least one EIOS and exits Polling. Compliance substate when the configuration register mechanism was used for entry.

#### 4.2.6.2.3. Polling.Configuration

	ш	Receiver must invert polarity it necessary (see Section 4.2.4.4).
80		The Transmit Margin field of the Link Control 2 register must be reset to 000b on entry to this substate.
		Transmitter sends TS2 Ordered Sets with Link and Lane numbers set to PAD (K23.7) on all Lanes that detected a Receiver during Detect.
35		The next state is Configuration after eight consecutive TS2 Ordered Sets, with Link and Lane numbers set to PAD (K23.7), are received on any Lanes that detected a Receiver during Detect and 16 TS2 Ordered Sets are transmitted after receiving one TS2 Ordered Set.
		Otherwise, next state is Detect after a 48 ms timeout.

5

10

20

#### 4.2.6.2.4. Polling.Speed

This state is unreachable given that the Link comes up to L0 in 2.5 GT/s speed only and changes speed by entering Recovery.



## IMPLEMENTATION NOTE

#### Support for Higher Data Rates than 2.5 GT/s

A Link will initially train to L0 state in 2.5 GT/s speed even if both sides are capable of operating at a speed greater than 2.5 GT/s. Supported higher data rates are advertised in the TS Ordered Sets. The other side's speed capability is registered during the Configuration Complete substate. Based on the highest supported common data rate, either side can initiate a change in speed from L0 state by transitioning to Recovery.




Figure 4-13: Polling Substate Machine

## 4.2.6.3. Configuration

The Configuration substate machine is shown in Figure 4-14.

## 4.2.6.3.1. Configuration.Linkwidth.Start

	4.2.6.3.1.1. Downstream Lanes
	☐ Next state is Disable if directed.
5	<ul> <li>Note: "if directed" applies to a Downstream Port that is instructed by a higher Layer to assert the Disable Link bit (TS1 and TS2) on all Lanes that detected a Receiver during Detect.</li> </ul>
	☐ Next state is Loopback if directed to this state, and the Transmitter is capable of being a loopback master, which is determined by implementation specific means.
	<ul> <li>Note: "if directed" applies to a Port that is instructed by a higher Layer to assert the Loopback bit (TS1 and TS2) on all Lanes that detected a Receiver during Detect.</li> </ul>
10	☐ In the optional case where a crosslink is supported, the next state is Disable after all Lanes that detected a Receiver during Detect receive two consecutive TS1 Ordered Sets with the Disable Link bit asserted.
	Next state is Loopback after all Lanes that detected a Receiver during Detect, that are also receiving Ordered Sets, receive the Loopback bit asserted in two consecutive TS1 Ordered Sets.
15	<ul> <li>Note that the device receiving the Ordered Set with the Loopback bit set becomes the loopback slave.</li> </ul>
20	The Transmitter sends TS1 Ordered Sets with selected Link numbers and sets Lane numbers to PAD (K23.7) on all the active Downstream Lanes if the LTSSM is not initiating upconfiguration of the Link width. In addition, if upconfigure_capable is set to 1b, and the LTSSM is not initiating upconfiguration of the Link width, the LTSSM sends TS1 Ordered Sets with the selected Link number and sets the Lane number to PAD (K23.7) on each inactive Lane after it detected an exit from Electrical Idle since entering Recovery and has subsequently received two consecutive TS1 Ordered Sets with the Link and Lane numbers each set to PAD (K23.7) while in this substate.
25	• Note: On transition to this substate from Polling, any Lane that detected a Receiver during Detect is considered an active Lane.

☐ If the LTSSM is initiating upconfiguration of the Link width, initially it transmits TS1 Ordered Sets with both the Link and Lane numbers set to PAD (K23.7) on the current set of active Lanes; the inactive Lanes it intends to activate; and those Lanes where it detected an exit from Electrical Idle since entering Recovery and has received two consecutive TS1 Ordered Sets with the Link and Lane numbers each set to PAD (K23.7). The LTSSM transmits TS1 Ordered Sets with the selected Link number and the Lane number set to PAD (K23.7) when each of the Lanes transmitting TS1 Ordered Sets receives two consecutive TS1 Ordered Sets with the Link and Lane numbers each set to PAD (K23.7) or 1 ms has expired since entering this substate.

5

10

15

25

30

35

- After activating any inactive Lane, the Transmitter must wait for its TX common mode to settle before exiting from Electrical Idle and transmitting the TS1 Ordered Sets.
- Link numbers are only permitted to be different for groups of Lanes capable of being a unique Link.
- Note: An example of Link number assignments includes a set of eight Lanes on an Upstream component (Downstream Lanes) capable of negotiating to become one x8 Port when connected to one Downstream component (Upstream Lanes) or two x4 Ports when connected to two different Downstream components. The Upstream component (Downstream Lanes) sends out TS1 Ordered Sets with the Link number set to N on four Lanes and Link number set to N+1 on the other four Lanes. The Lane numbers are all set to PAD (K23.7).
- If any Lanes first received at least one or more TS1 Ordered Sets with a Link and Lane number set to PAD (K23.7), the next state is Configuration.Linkwidth.Accept immediately after any of those same Downstream Lanes receive two consecutive TS1 Ordered Sets with a non-PAD Link number that matches any of the transmitted Link numbers, and with a Lane number set to PAD (K23.7).
  - Note: If the crosslink configuration is not supported, the condition of first receiving a Link and Lane number set to PAD is always true.
  - Else: Optionally, if crosslinks are supported, then all Downstream Lanes that detected a Receiver during Detect must first transmit 16-32 TS1s with a non PAD Link number and PAD Lane number and after this occurs if any Downstream Lanes receive two consecutive TS1 Ordered Sets with a Link number different than PAD (K23.7) and a Lane Number set to PAD, the Downstream Lanes are now designated as Upstream Lanes and a new random cross Link timeout is chosen (see T<sub>crosslink</sub> in Table 4-9). The next state is Configuration.Linkwidth.Start as Upstream Lanes.
    - Note: This supports the optional crosslink where both sides may try to act as a Downstream Port. This is resolved by making both Ports become Upstream and assigning a random timeout until one side of the Link becomes a Downstream Port and the other side remains an Upstream Port. This timeout must be random even when hooking up two of the same devices so as to eventually break any possible deadlock.
    - Note: If crosslinks are supported, receiving a sequence of TS1 Ordered Sets with a Link number of PAD followed by a Link number of non-PAD that matches the transmitted Link number is only valid when not interrupted by the reception of a TS2 Ordered Set.



# IMPLEMENTATION NOTE

## Crosslink Initialization

In the case where the Downstream Lanes are connected to both Downstream Lanes (crosslink) and

	Upstream Lanes, the Port with the Downstream Lanes may continue with a single LTSSM as described in this section or optionally, split into multiple LTSSMs.
	☐ The next state is Detect after a 24 ms timeout.
	4.2.6.3.1.2. Upstream Lanes
5	☐ In the optional case where crosslinks are supported the next state is Disable if directed.
	<ul> <li>Note: "if directed" only applies to an optional crosslink Port that is instructed by a higher Layer to assert the Disable Link bit (TS1 and TS2) on all Lanes that detected a Receiver during Detect.</li> </ul>
10	Next state is Loopback if directed to this state, and the Transmitter is capable of being a loopback master, which is determined by implementation specific means.
	<ul> <li>Note: "if directed" applies to a Port that is instructed by a higher Layer to assert the Loopback bit (TS1 and TS2) on all Lanes that detected a Receiver during Detect.</li> </ul>
	Next state is Disable after any Lanes that detected a Receiver during Detect receive two consecutive TS1 Ordered Sets with the Disable Link bit asserted.
15	<ul> <li>Note: In the optional case where a crosslink is supported, the next state is Disable only after all Lanes that detected a Receiver during Detect, that are also receiving TS1 Ordered Sets, receive the Disable Link bit asserted in two consecutive TS1 Ordered Sets.</li> </ul>
20	☐ Next state is Loopback after all Lanes that detected a Receiver during Detect, that are also receiving TS1 Ordered Sets, receive the Loopback bit asserted in two consecutive TS1 Ordered Sets.
	<ul> <li>Note: The device receiving the Ordered Set with the Loopback bit set becomes the loopback slave.</li> </ul>
25	The Transmitter sends out TS1 Ordered Sets with Link numbers and Lane numbers set to PAD (K23.7) on all the active Upstream Lanes; the inactive Lanes it is initiating to upconfigure the Link width; and if upconfigure_capable is set to 1b, on each of the inactive Lanes where it detected an exit from Electrical Idle since entering Recovery and has subsequently received two consecutive TS1 Ordered Sets with Link and Lane numbers, each set to PAD (K23.7), in this substate.
30	<ul> <li>On transition to this substate from Polling, any Lane that detected a Receiver during Detect is considered an active Lane.</li> </ul>

- On transition to this substate from Recovery, if the transition is not caused by LTSSM timeout, the Transmitter must set the Autonomous Change (Symbol 4 bit 6) to 1b in the TS1 Ordered Sets that it sends while in the Configuration state if the Transmitter intends to change the Link width for autonomous reasons.
- ☐ If any Lane receives two consecutive TS1 Ordered Sets with Link numbers that are different than PAD (K23.7) and Lane number set to PAD(K23.7), a single Link number is selected and Lane number set to PAD are transmitted on all Lanes that both detected a Receiver and also received two consecutive TS1 Ordered Sets with Link numbers that are different than PAD (K23.7) and Lane number set to PAD (K23.7) (see the note below). Any left over Lanes that detected a Receiver during Detect must transmit TS1 Ordered Sets with the Link and Lane number set to PAD (K23.7). The next state is Configuration.Linkwidth.Accept:

10

15

20

30

35

- Note: If the LTTSM is initiating upconfiguration of the Link width, it waits until it receives two consecutive TS1 Ordered Sets with a non-PAD (K23.7) Link Number and a PAD (K23.7) Lane number on all the inactive Lanes it wants to activate, or, 1 ms after entry to this substate, it receives two consecutive TS1 Ordered Sets on any Lane with a non-PAD (K23.7) Link number and PAD (K23.7) Lane number, whichever occurs earlier, before transmitting TS1 Ordered Sets with selected Link number and Lane number set to PAD (K23.7).
- Note: It is recommended that any possible multi-Lane Link that received an error in a TS1
  Ordered Set on a subset of the received Lanes; delay the evaluation listed above by an
  additional two TS1 Ordered Sets so as not to prematurely configure a smaller Link than
  possible.
  - After activating any inactive Lane, the Transmitter must wait for its TX common mode to settle before exiting Electrical Idle and transmitting the TS1 Ordered Sets.
- Optionally, if crosslinks are supported, then all Upstream Lanes that detected a Receiver during Detect must first transmit 16–32 TS1s with a PAD Link number and PAD Lane number and after this occurs and if any Upstream Lanes first receive two consecutive TS1 Ordered Sets with Link and Lane numbers set to PAD (K23.7), then:
  - The Transmitter continues to send out TS1 Ordered Sets with Link numbers and Lane numbers set to PAD (K23.7).
  - If any Lanes receive two consecutive TS1 Ordered Sets with Link numbers that are different than PAD (K23.7) and Lane number set to PAD (K23.7), a single Link number is selected and Lane number set to PAD are transmitted on all Lanes that both detected a Receiver and also received two consecutive TS1 Ordered Sets with Link numbers that are different than PAD (K23.7) and Lane number set to PAD (K23.7). Any left over Lanes that detected a Receiver during Detect must transmit TS1 Ordered Sets with the Link and Lane number set to PAD (K23.7). The next state is Configuration.Linkwidth.Accept.
    - ♦ Note: It is recommended that any possible multi-Lane Link that received an error in a TS1 Ordered Set on a subset of the received Lanes; delay the evaluation listed above by an additional two TS1 Ordered Sets so as not to prematurely configure a smaller Link than possible.

- Otherwise, after a T<sub>crosslink</sub> timeout, 16-32 TS2 Ordered Sets with PAD Link numbers and PAD Lane numbers are sent. The Upstream Lanes become Downstream Lanes and the next state is Configuration.Linkwidth.Start as Downstream Lanes.
  - ♦ Note: This optional behavior is required for crosslink behavior where two Ports may start off with Upstream Ports, and one will eventually take the lead as a Downstream Port.
- ☐ The next state is Detect after a 24 ms timeout.

10

15

20

25

30

### 4.2.6.3.2. Configuration.Linkwidth.Accept

#### 4.2.6.3.2.1. Downstream Lanes

- ☐ If a configured Link can be formed with at least one group of Lanes that received two consecutive TS1 Ordered Sets with the same received Link number (non-PAD and matching one that was transmitted by the Downstream Lanes), TS1 Ordered Sets are transmitted with the same Link number and unique non-PAD Lane numbers are assigned to all these same Lanes. The next state is Configuration.Lanenum.Wait.
  - The assigned non-PAD Lane numbers must range from 0 to n-1, be assigned sequentially to the same grouping of Lanes that are receiving the same Link number Lane numbers, and Downstream Lanes which are not receiving TS1 Ordered Sets must not disrupt the initial sequential numbering of the widest possible Link. Any left over Lanes must transmit TS1 Ordered Sets with the Link and Lane number set to PAD (K23.7).
  - Note: It is recommended that any possible multi-Lane Link that received an error in a TS1
    Ordered Set on a subset of the received Lanes delay the evaluation listed above by an
    additional two TS1 Ordered Sets so as not to prematurely configure a smaller Link than
    possible.
- ☐ The next state is Detect after a 2 ms timeout or if no Link can be configured or if all Lanes receive two consecutive TS1 Ordered Sets with Link and Lane numbers set to PAD (K23.7).

#### 4.2.6.3.2.2. Upstream Lanes

- ☐ If a configured Link can be formed using Lanes that transmitted a non-PAD Link number which are receiving two consecutive TS1 Ordered Sets with the same non-PAD Link number and any non-PAD Lane number, TS1 Ordered Sets are transmitted with the same non-PAD Link number and Lane numbers that, if possible, match the received Lane numbers or are different, if necessary, (i.e., Lane reversed). The next state is Configuration.Lanenum.Wait.
  - The newly assigned Lane numbers must range from 0 to m-1, be assigned sequentially only to some continuous grouping of Lanes that are receiving non-PAD Lane numbers (i.e., Lanes which are not receiving any TS1 Ordered Sets always disrupt a continuous grouping and must not be included in this grouping), must include either Lane 0 or Lane n-1 (largest received Lane number), and m-1 must be equal to or smaller than the largest received Lane

- number (n-1). Remaining Lanes must transmit TS1 with Link and Lane numbers set to PAD (K23.7).
- Note: It is recommended that any possible multi-Lane Link that received an error in a TS1 Ordered Sets on a subset of the received Lanes delay the evaluation listed above by an additional two TS1 Ordered Sets so as not to prematurely configure a smaller Link than possible.
- ☐ The next state is Detect after a 2 ms timeout or if no Link can be configured or if all Lanes receive two consecutive TS1 Ordered Sets with Link and Lane numbers set to PAD (K23.7).



25

30

35

## IMPLEMENTATION NOTE

#### **Example Cases**

#### Notable examples related to the configuration of Downstream Lanes:

- 1. A x8 Downstream Port, which can be divided into two x4 Links, sends two different Link 10 numbers on to two x4 Upstream Ports. The Upstream Ports respond simultaneously by picking the two Link numbers. The Downstream Port will have to choose one of these sets of Link numbers to configure as a Link, and leave the other for a secondary LTSSM to configure (which will ultimately happen in Configuration. Complete).
- 2. A x16 Downstream Port, which can be divided into two x8 Links, is hooked up to a x12 15 Upstream Port that can be configured as a x12 Link or a x8 and a x4 Link. During Configuration.Linkwidth.Start the Upstream Port returned the same Link number on all 12 Lanes. The Downstream Port would then return the same received Link number and assign Lane numbers on the eight Lanes that can form a x8 Link with the remaining four Lanes transmitting a Lane number and a Link number set to PAD (K23.7). 20
  - 3. A x8 Downstream Port where only seven Lanes are receiving TS1s with the same received Link number (non-PAD and matching one that was transmitted by the Downstream Lanes) and an eighth Lane, which is in the middle or adjacent to those same Lanes, is not receiving a TS1 Ordered Set. In this case, the eighth Lane is treated the same as the other seven Lanes and Lane numbering for a x8 Lane should occur as described above.

#### Notable examples related to the configuration of Upstream Lanes:

- 1. A x8 Upstream Port is presented with Lane numbers that are backward from the preferred numbering. If the optional behavior of Lane reversal is supported by the Upstream Port, the Upstream Port transmits the same Lane numbers back to the Downstream Port. Otherwise the opposite Lane numbers are transmitted back to the Downstream Port, and it will be up to the Downstream Port to optionally fix the Lane ordering or exit Configuration.
  - Note: Optional Lane reversal behavior is required to configure a Link where the Lane numbers are reversed and the Downstream Port does not support Lane reversal. Specifically, the Upstream Port Lane reversal will accommodate the scenario where the default Upstream sequential Lane numbering (0 to n-1) is receiving a reversed Downstream sequential Lane number (n-1 to 0).
- 2. A x8 Upstream Port is not receiving TS1 Ordered Sets on the Upstream Port Lane 0:

- a. In the case where the Upstream Port can only support a x8 or x1 Link and the Upstream Port can support Lane reversal. The Upstream Port will assign a Lane 0 to only the received Lane 7 (received Lane number n-1) and the remaining seven Lanes must transmit TS1 with Link and Lane numbers set to PAD (K23.7)
- b. In the case where the Upstream Port can only support a x8 or x1 Link and the Upstream Port cannot support Lane reversal. No Link can be formed and the Upstream Port will eventually timeout after 2 ms and exit to Detect.
- 3. An optional x8 Upstream crosslink Port, which can be divided into two x4 Links, is attached to two x4 Downstream Ports that present the same Link number, and each x4 Downstream Port presents Lane numbers simultaneously that were each numbered 0 to 3. The Upstream Port will have to choose one of these sets of Lane numbers to configure as a Link, and leave the other for a second pass through Configuration.

### 4.2.6.3.3. Configuration.Lanenum.Accept

#### 4.2.6.3.3.1. Downstream Lanes

- ☐ If two consecutive TS1 Ordered Sets are received with non-PAD Link and non-PAD Lane numbers that match all the non-PAD Link and non-PAD Lane numbers (or reversed Lane numbers if Lane reversal is optionally supported) that are being transmitted in Downstream Lane TS1 Ordered Sets, the next state is Configuration.Complete.
  - The Link Bandwidth Management Status and Link Autonomous Bandwidth Status bits of the Link Status register must be updated as follows on a Link bandwidth change if the current transition to Configuration state was from the Recovery state:
    - (a) If the Link bandwidth was reduced and either the Autonomous Change bit (Symbol 4 bit 6) in two consecutive received TS1 Ordered Sets is 0b or the bandwidth change was initiated by the Upstream component due to reliability issues, the Link Bandwidth Management Status bit is set to 1b
    - (b) else the Link Autonomous Bandwidth Status bit is set to 1b.
  - The condition of Reversed Lane numbers is defined strictly as the Downstream Lane 0 receiving a TS1 Ordered Set with a Lane number equal to n-1 and the Downstream Lane n-1 receiving a TS1 Ordered Set with a Lane number equal to 0.
  - Note: It is recommended that any possible multi-Lane Link that received an error in a TS1
    Ordered Sets on a subset of the received Lanes delay the evaluation listed above by an
    additional two TS1 Ordered Sets so as not to prematurely configure a smaller Link than
    possible.
- If a configured Link can be formed with any subset of the Lanes that receive two consecutive TS1 Ordered Sets with the same transmitted non-PAD Link numbers and any non-PAD Lane numbers, TS1 Ordered Sets are transmitted with the same non-PAD Link numbers and new Lane numbers assigned and the next state is Configuration.Lanenum.Wait.

5

10

15

20

25

30

- The newly assigned transmitted Lane numbers must range from 0 to m-1, be assigned sequentially only to some continuous grouping of the Lanes that are receiving non-PAD Lane numbers (i.e., Lanes which are not receiving any TS1 Ordered Sets always disrupt a continuous grouping and must not be included in this grouping), must include either Lane 0 or Lane n-1 (largest received Lane number), and m-1 must be equal to or smaller than the largest received Lane number (n-1). Any left over Lanes must transmit TS1 Ordered Sets with the Link and Lane number set to PAD (K23.7).
- Note: It is recommended that any possible multi-Lane Link that received an error in a TS1
  Ordered Set on a subset of the received Lanes delay the evaluation listed above by an
  additional two TS1 Ordered Sets so as not to prematurely configure a smaller Link than
  possible.
- The next state is Detect if no Link can be configured or if all Lanes receive two consecutive TS1 Ordered Sets with Link and Lane numbers set to PAD (K23.7).

#### 4.2.6.3.3.2. Upstream Lanes

5

10

20

25

- If two consecutive TS2 Ordered Sets are received with non-PAD Link and non-PAD Lane numbers that match all non-PAD Link and non-PAD Lane numbers that are being transmitted in Upstream Lane TS1 Ordered Sets, the next state is Configuration.Complete.
  - ☐ If a configured Link can be formed with any subset of the Lanes that receive two consecutive TS1 Ordered Sets with the same transmitted non-PAD Link numbers and any non-PAD Lane numbers, TS1 Ordered Sets are transmitted with the same non-PAD Link numbers and new Lane numbers assigned and the next state is Configuration.Lanenum.Wait.
    - The newly assigned transmitted Lane numbers must range from 0 to m-1, be assigned sequentially only to some continuous grouping of Lanes that are receiving non-PAD Lane numbers (i.e., Lanes which are not receiving any TS1 Ordered Sets always disrupt a continuous grouping and must not be included in this grouping), must include either Lane 0 or Lane n-1 (largest received Lane number), and m-1 must be equal to or smaller than the largest received Lane number (n-1). Any left over Lanes must transmit TS1 Ordered Sets with the Link and Lane number set to PAD (K23.7).
    - Note: It is recommended that any possible multi-Lane Link that received an error in a TS1
      Ordered Sets on a subset of the received Lanes delay the evaluation listed above by an
      additional two TS1 Ordered Sets so as not to pre-maturely configure a smaller Link than
      possible.
  - The next state is Detect if no Link can be configured or if all Lanes receive two consecutive TS1 Ordered Sets with Link and Lane numbers set to PAD (K23.7).

## 4.2.6.3.4. Configuration.Lanenum.Wait

#### 4.2.6.3.4.1. Downstream Lanes

☐ The next state is Configuration.Lanenum.Accept if any of the Lanes that detected a Receiver during Detect receive two consecutive TS1 Ordered Sets which have a Lane number different from when the Lane first entered Configuration.Lanenum.Wait, and not all the Lanes' Link numbers are set to PAD (K23.7) or two consecutive TS1 Ordered Sets have been received on all Lanes, with Link and Lane numbers that match what is being transmitted on all Lanes.

The Upstream Lanes are permitted delay up to 1 ms before transitioning to Configuration.Lanenum.Accept.

The reason for delaying up to 1 ms before transitioning is to prevent received errors or skew between Lanes affecting the final configured Link width.

The condition of requiring reception of any Lane number different from when the Lane(s) first entered Configuration.Lanenum.Wait is necessary in order to allow the two Ports to settle on an agreed upon Link width. The exact meaning of the statement "any of the Lanes receive two consecutive TS1 Ordered Sets, which have a Lane number different from when the Lane first entered Configuration.Lanenum.Wait" requires that a Lane number must have changed from when the Lanes most recently entered Configuration.Lanenum.Wait before a transition to Configuration.Lanenum.Accept can occur.

The next state is Detect after a 2 ms timeout or if all Lanes receive two consecutive TS1 Ordered Sets with Link and Lane numbers set to PAD (K23.7).

#### 4.2.6.3.4.2. Upstream Lanes

☐ The next state is Configuration.Lanenum.Accept

a. If any of the Lanes receive two consecutive TS1s that have a Lane number different from when the Lane first entered Configuration.Lanenum.Wait, and not all the Lanes' Link numbers are set to PAD (K23.7)

or

5

10

15

20

30

- b. If any Lane receives two consecutive TS2 Ordered Sets
- The next state is Detect after a 2 ms timeout or if all Lanes receive two consecutive TS1 Ordered Sets with Link and Lane numbers set to PAD (K23.7).

#### 4.2.6.3.5. Configuration.Complete

A device is allowed to change the data rates it supports only during entry to this substate, and must not change the values while in this substate. A device is also allowed to change its Link width upconfigure capability advertised in Link Upconfigure Capability (Symbol 4 bit 6) in the TS2 Ordered Set prior to entry to this substate and must not change the values while in this substate.

#### 4.2.6.3.5.1. Downstream Lanes

30

35

☐ TS2 Ordered Sets are transmitted using Link and Lane numbers that match the received TS1 Link and Lane numbers. □ N\_FTS must be noted for use in L0s when leaving this state. ☐ Lane-to-Lane de-skew must be completed when leaving this state. ☐ Scrambling is disabled if all configured Lanes have the Disable Scrambling bit asserted in two 5 consecutively received TS2 Ordered Sets. Note: It is required that the Port that is sending the Disable Scrambling bit on all of the configured Lanes will also disable scrambling. The next state is Configuration. Idle immediately after all Lanes that are transmitting TS2 Ordered Sets receive eight consecutive TS2 Ordered Sets with matching Lane and Link numbers 10 (non-PAD) and identical data rate identifiers (including identical Link Upconfigure Capability (Symbol 4 bit 6)), and 16 TS2 Ordered Sets are sent after receiving one TS2 Ordered Set. If the device supports greater than 2.5 GT/s speed, it must record the data rate identifier received on any configured Lane of the Link. This will override any previously recorded value. A variable to track speed change in recovery state, changed\_speed\_recovery, is reset 15 to 0b. If the device sends TS2 Ordered Sets with the Link Upconfigure Capability (Symbol 4 bit 6) set to 1b, and receives eight consecutive TS2 Ordered Sets with the Link Upconfigure Capability bit set to 1b, the variable upconfigure\_capable is set to 1b, else it is reset to 0b. Note: All remaining Lanes that are not part of the configured Link are no longer associated 20 with the LTSSM in progress and must: Be associated with a new LTSSM if this optional feature is supported. orAll Lanes that cannot be associated with an optional new LTSSM must transition to Electrical Idle.<sup>29</sup> Those Lanes that formed a Link up to the L0 state, and LinkUp has 25 been 1b since then, but are not a part of the currently configured Link, must be associated with the same LTSSM if the LTSSM advertises Link width upconfigure capability. It is recommended that the Receiver terminations of these Lanes be left on. If they are not left on, they must be turned on when the LTSSM enters the

Note: In the case of an optional crosslink, the Receiver terminations are required to meet  $Z_{RX-HIGH-IMP-DC-POS}$  and  $Z_{RX-HIGH-IMP-DC-NEG}$  (see Table 4-12).

upconfigure\_capable is set to 1b to allow for potential Link width upconfiguration. Any Lane that was not part of the LTSSM during the initial Link training through L0 cannot

Recovery.RcvrCfg substate until it reaches the Config.Complete substate if

become a part of the LTSSM as part of the Link width upconfiguration process.

<sup>&</sup>lt;sup>29</sup> The common mode being driven does not need to meet the Absolute Delta Between DC Common Mode During L0 and Electrical Idle (V<sub>TX-CM-DC-ACTIVE-IDLE-DELTA</sub>) specification (see Table 4-9).

- Note: These Lanes must be re-associated with the LTSSM immediately after the LTSSM in progress transitions back to Detect.
- Note: An EIOS does not need to be sent before transitioning to Electrical Idle.
- ☐ The next state is Detect after a 2 ms timeout.

#### 4.2.6.3.5.2. Upstream Lanes

- TS2 Ordered Sets are transmitted using Link and Lane numbers that match the received TS2 Link and Lane numbers.
   N\_FTS must be noted for use in L0s when leaving this state.
   Lane-to-Lane de-skew must be completed when leaving this state.
   Scrambling is disabled if all configured Lanes have the Disable Scrambling bit asserted in two consecutively received TS2 Ordered Sets.
   Note: It is required that the Port that is sending the Disable Scrambling bit on all of the configured Lanes will also disable scrambling.
  - The next state is Configuration. Idle immediately after all Lanes that are transmitting TS2 Ordered Sets receive eight consecutive TS2 Ordered Sets with matching Lane and Link numbers (non-PAD) and identical data rate identifiers (including identical Link Upconfigure Capability (Symbol 4 bit 6)), and 16 consecutive TS2 Ordered Sets are sent after receiving one TS2 Ordered Set.
    - If the device supports greater than 2.5 GT/s speed, it must record the data rate identifier received on any configured Lane of the Link. This will override any previously recorded value. A variable to track speed change in recovery state, changed\_speed\_recovery, is reset to 0b.
    - If the device sends TS2 Ordered Sets with the Link Upconfigure Capability (Symbol 4 bit 6) set to 1b, as well as receives eight consecutive TS2 Ordered Sets with the Link Upconfigure Capability bit set to 1b, the variable upconfigure\_capable is set to 1b, else it is reset to 0b.

15

- Note: All remaining Lanes that are not part of the configured Link are no longer associated with the LTSSM in progress and must:
  - i. Optionally be associated with a new crosslink LTSSM if this feature is supported.

or

10

15

- ii. All remaining Lanes that are not associated with a new crosslink LTSSM must transition to Electrical Idle<sup>30</sup>, and Receiver terminations are required to meet  $Z_{\text{RX-HIGH-IMP-DC-POS}}$  and  $Z_{\text{RX-HIGH-IMP-DC-NEG}}$  (see Table 4-12). Those Lanes that formed a Link up to the L0 state, and LinkUp has been 1b since then, but are not a part of the currently configured Link, must be associated with the same LTSSM if the LTSSM advertises Link width upconfigure capability. It is recommended that the Receiver terminations of these Lanes be left on. If they are not left on, they must be turned on when the LTSSM enters the Recovery.RcvrCfg substate until it reaches the Config.Complete substate if upconfigure\_capable is set to 1b to allow for potential Link width upconfiguration. Any Lane that was not part of the LTSSM during the initial Link training through L0 cannot become a part of the LTSSM as part of the Link width upconfiguration process.
  - Note: These Lanes must be re-associated with the LTSSM immediately after the LTSSM in progress transitions back to Detect.
  - Note: An EIOS does not need to be sent before transitioning to Electrical Idle.
- ☐ The next state is Detect after a 2 ms timeout.

### 4.2.6.3.6. Configuration.ldle

20	Transmitter sends Idle data Symbols on all configured Lanes.
	Receiver waits for Idle data.
	LinkUp = 1b
	Next state is L0 if eight consecutive Symbol Times of Idle data are received on all configured Lanes and 16 Idle data Symbols are sent after receiving one Idle data Symbol.
25	• If software has written a 1b to the Retrain Link bit in the Link Control register since the last transition to L0 from Recovery or Configuration, the Upstream component must set the Link Bandwidth Management Status bit of the Link Status register to 1b.
	Otherwise, after a minimum 2 ms timeout:
	• If the idle_to_rlock_transitioned variable is 0b, the next state is Recovery.RcvrLock.
30	◆ The idle_to_rlock_transitioned variable is set to 1b upon transitioning to

• Else the next state is Detect.

Recovery.RcvrLock.

<sup>&</sup>lt;sup>30</sup> The common mode being driven does not need to meet the Absolute Delta Between DC Common Mode During L0 and Electrical Idle (V<sub>TX-CM-DC-ACTIVE-IDLE-DELTA</sub>) specification (see Table 4-9).




Figure 4-14: Configuration Substate Machine

### 4.2.6.4. Recovery

5

10

15

20

25

30

35

The Recovery substate machine is shown in Figure 4-15.

#### 4.2.6.4.1. Recovery.RcvrLock

Transmitter sends TS1 Ordered Sets on all configured Lanes using the same Link and Lane numbers that were set after leaving Configuration. The speed\_change bit (bit 7 of data rate identifier Symbol in TS1 Ordered Set) must be set to 1b if the directed\_speed\_change variable is set to 1b. The directed\_speed\_change variable is set to 1b if any configured Lane receives eight consecutive TS1 Ordered Sets with the speed\_change bit set to 1b. Only those data rates greater than 2.5 GT/s should be advertised that can be supported reliably. The N\_FTS value in the TS1 Ordered Set transmitted reflects the number at the current speed of operation. A device is allowed to change the data rates it supports only during entry to this substate (from L0, L1, or Recovery.Speed) and must not change the values either in this substate or while in Recovery.RcvrCfg substate. The successful\_speed\_negotiation variable is reset to 0b upon entry to this substate.

A Downstream component must set the Selectable De-emphasis bit (bit 6 of Symbol 4) of the TS1 Ordered Sets it transmits to match the desired de-emphasis level at 5 GT/s. The mechanism a Downstream component may adopt to request a de-emphasis level if it chooses to do so is implementation specific. It must also be noted that since the Downstream component's request may not reach the Upstream component due to bit errors in the TS1 ordered sets, the Downstream component may attempt to re-request the desired de-emphasis level in subsequent entries to Recovery state when speed change is requested. An Upstream component must record the Selectable De-emphasis bit (Symbol 4 bit 6) in the Received TS1 Ordered Set in a Downstream\_de-emphasis\_setting variable on exit from this state.

The Transmit Margin field of the Link Control 2 register is sampled on entry to this substate and becomes effective on the transmit package pins within 192 ns of entry to this substate and remains effective until a new value is sampled on a subsequent entry to this substate from L0, L0s, or L1.

- Note: After activating any inactive Lane, the Transmitter must wait for its TX common mode to settle before exiting Electrical Idle and transmitting the TS1 Ordered Sets.
- Note: Implementations must note that the voltage levels may change after an early bit/symbol lock since the new Transmit Margin field becomes effective within 192 ns after the other side enter Recovery.RcvrLock. The Receiver needs to reacquire bit/symbol lock under those conditions.
- a. Note: The directed\_speed\_change variable is set to 1b in L0 or L1 state for the side that is initiating a speed change. For the side that is not initiating a speed change, this bit is set to 1b in this substate if the received TS Ordered Sets have the speed change bit set to 1b. This bit is reset to 0b in the Recovery. Speed substate.
- b. A device must accept all good TLPs and DLLPs it receives after entering this substate from L0 prior to receiving the first TS Ordered Set.

- Next state is Recovery.RcvrCfg if eight consecutive TS1 or TS2 Ordered Sets are received on all configured Lanes with the same Link and Lane numbers that match what is being transmitted on those same Lanes and the speed\_change bit is equal to the directed\_speed\_change variable.
  - Note: If the Extended Synch bit is set, the Transmitter must send a minimum of 1024 consecutive TS1 Ordered Sets before transitioning to Recovery.RcvrCfg.
- ☐ Otherwise, after a 24 ms timeout:

10

20

25

30

- Next state is Recovery.RcvrCfg if the following two conditions are true:
  - ♦ Eight consecutive TS1 or TS2 Ordered Sets are received on any configured Lane with the same Link and Lane numbers that match what is being transmitted on the same Lane and the speed\_change bit equal to 1b.
  - ♦ Either the current data rate of operation is greater than 2.5 GT/s; or 5.0 GT/s or greater data rate identifiers are set in both the transmitted TS1 and the (eight consecutive) received TS1 or TS2 Ordered Sets.
- Else the next state is Recovery. Speed if the speed of operation has not changed to a mutually negotiated data rate since entering Recovery from L0 (i.e., changed\_speed\_recovery = 0b) and the current speed of operation is greater than 2.5 GT/s. The new data rate to operate after leaving Recovery. Speed will be at 2.5 GT/s.

  Note: This indicates that the Link was unable to operate at the current data rate (greater than 2.5 GT/s) and the Link will operate at the 2.5 GT/s data rate.
- Else the next state is Recovery. Speed if the operating speed has been changed to a mutually negotiated data rate since entering Recovery from L0 (changed\_speed\_recovery = 1b; i.e., the arc to this substate has been taken from Recovery. Speed). The new data rate to operate after leaving Recovery. Speed is reverted back to the speed it was when Recovery was entered from L0.
  - Note: This indicates that the Link was unable to operate at the new negotiated data rate and will revert back to the old data rate with which it entered Recovery from L0.
- Else the next state is Configuration if any of the configured Lanes that are receiving a TS1 or TS2 Ordered Set have received at least one TS1 or TS2 with Link and Lane numbers that match what is being transmitted on those same Lanes and the operating speed has not changed to a mutually negotiated data rate (i.e., changed\_speed\_recovery = 0b) since entering Recovery and at least one of the following conditions is true:
  - ♦ The directed\_speed\_change variable is equal to 0b and the speed\_change bit on the received TS1 or TS2 Ordered Set is equal to 0b.
  - ♦ The current data rate of operation is 2.5 GT/s and 2.5 GT/s data rate is the highest commonly advertised data rate among the transmitted TS1 Ordered Sets and the received TS1 or TS2 Ordered Set(s).
- Otherwise, the next state is Detect.



15

25

# IMPLEMENTATION NOTE

# Example Showing Speed Change Algorithm Scaling Beyond 5.0 GT/s

Suppose a Link connects two greater than 5.0 GT/s capable components, A and B. The Link comes up to L0 state in 2.5 GT/s speed. Component A decides to change the speed to greater than 5.0 GT/s, sets the directed\_speed\_change variable to 1b and enters Recovery.RcvrLock from L0. Component A sends TS1 Ordered Sets with speed\_change bit set to 1b and advertises all three data rates. Component B sees the first TS1 in L0 state and enters Recovery.RcvrLock state. Initially, component B sends TS1s with speed\_change set to 0b. Component B will start sending the speed\_change indication in its TS1 after it receives eight consecutive TS1 Ordered Sets from component A and advertises all three data rates it can support. Component B will enter Recovery.RevrCfg from where it will enter Recovery.Speed. Component A will wait for eight consecutive TS1/TS2 with speed\_change bit set from component B before moving to Recovery.RcvrCfg and on to Recovery.Speed. Both component A and component B enter Recovery. Speed and record greater than 5.0 GT/s as the maximum speed they can operate with. The directed\_speed\_change variable will be reset to 0b when in Recovery Speed. When they enter Recovery.RcvrLock from Recovery.Speed, they will operate in greater than 5.0 GT/s speed and send TS1s with speed\_change set to 0b. If both sides work well at greater than 5.0 GT/s, they will continue on to Recovery.RcvrCfg and enter L0 through Recovery.Idle at greater than 5.0 GT/s speed. However, if component B fails to achieve Symbol lock, it will timeout in Recovery.RcvrLock and enters Recovery. Speed. Component A would have moved on to Recovery. RcvrCfg but would see the Electrical Idle after receiving TS1s at greater than 5.0 GT/s after component B enters Recovery. Speed. This will cause component A to move to Recovery. Speed. After entering Recovery. Speed for the second time, both sides will revert back to the speed they operated with prior to entering the Recovery state (2.5 GT/s). Both sides will enter L0 from Recovery in 2.5 GT/s. Component A may initiate the directed\_speed\_change variable for a second time, requesting greater than 5.0 GT/s speed in its data rate identifier, go through the same steps, fail to establish rates greater than 5.0 GT/s and go back to L0 in 2.5 GT/s speed. On the third attempt, however, component A may decide to only advertise 2.5 GT/s and 5.0 GT/s rates and successfully establish the Link at 5.0 GT/s speed and enter L0 at that speed. However, if either side entered Detect, it should advertise 2.5 GT/s through greater than 5.0 GT/s capability since there may have been a hot plug event.

#### 4.2.6.4.2. Recovery.Speed

☐ The Transmitter enters Electrical Idle and stays there until the Receiver Lanes have entered 30 Electrical Idle, and then additionally remains there for at least 800 ns on a successful speed negotiation (i.e., successful\_speed\_negotiation = 1b) or at least 6 µs on an unsuccessful speed negotiation (i.e., successful\_speed\_negotiation = 0b), but stays there no longer than an additional 1 ms. The frequency of operation is changed to the new data rate only after the Receiver Lanes have entered Electrical Idle. If the new frequency of operation is the 5.0 GT/s 35 data rate, -6 dB de-emphasis level must be selected for operation if the select\_deemphasis variable is 0b and -3.5 dB de-emphasis level must be selected for operation if the select\_deemphasis variable is 1b.

An EIOS must be sent prior to entering Electrical Idle if the current Link speed is 2.5 GT/s. Two consecutive EIOSs must be sent prior to entering Electrical Idle if the current Link speed is greater than 2.5 GT/s.

The DC common mode voltage is not required to be within specification.

Note: An Electrical Idle condition may be inferred on the Lanes if an EIOS is received on any of the configured Lanes or Electrical Idle is detected/inferred as described in Section 4.2.4.3.

- On entry to this substate following a successful speed negotiation (i.e., successful\_speed\_negotiation = 1b), an Electrical Idle condition may be inferred on the Receiver Lanes if a TS1 or TS2 Ordered Set has not been received in any configured Lane in a 1280 UI time interval. (This covers the case where the Link is operational and both sides have successfully received TS Ordered Sets. Hence, a lack of a TS1 or TS2 Ordered Set in a 1280 UI interval can be interpreted as entry to Electrical Idle.)
- Else on entry to this substate following an unsuccessful speed negotiation (i.e., successful\_speed\_negotiation = 0b) if an exit from Electrical Idle has not been detected at least once in any configured Lane in a 16000 UI time interval in speeds other than 2.5 GT/s and 2000 UI time interval in 2.5 GT/s speeds. (This covers the case where at least one side is having trouble receiving TS Ordered Sets that was transmitted by the other agent, and hence a lack of exit from Electrical Idle in a longer interval can be treated as equivalent to entry to Electrical Idle.)
- Next state is Recovery.RcvrLock after the Transmitter Lanes are no longer required to be in Electrical Idle as described in the condition above.
  - If this substate has been entered from Recovery.RcvrCfg following a successful speed change negotiation (i.e., successful speed negotiation = 1b), the new data rate is changed on all the configured Lanes to the highest common data rate advertised by both sides of the Link. The changed\_speed\_recovery variable is set to 1b.
  - Else if this substate is being entered for a second time since entering Recovery from L0 (i.e., changed\_speed\_recovery = 1b), the new data rate will be the data rate at which the LTSSM entered Recovery from L0 or L1. The changed\_speed\_recovery variable will be reset to 0b.
  - Else the new data rate will be 2.5 GT/s. The changed\_speed\_recovery variable remains reset at 0b.

Note: This represents the case where the frequency of operation in L0 was greater than 2.5 GT/s and one side could not operate at that frequency and timed out in Recovery.RcvrLock the first time it entered that substate from L0 or L1.

- ☐ Next state is Detect after a 48 ms timeout.
  - Note: This transition is not possible under normal conditions.
- ☐ The directed\_speed\_change variable will be reset to 0b. The new speed of operation must be reflected in the Current Link Speed field of the Link Status register.
  - On a Link bandwidth change, if successful\_speed\_negotiation is set to 1b and the Autonomous Change bit (bit 6 of Symbol 4) in the eight consecutive TS2 Ordered Sets in Recovery.RcvrCfg is set to 1b or the speed change was initiated by the Upstream component for autonomous (non-reliability and not due to the setting of the Link Retrain bit), the Link

5

15

25

30

35

Autonomous Bandwidth Status bit of the Link Status register is set to 1b for an Upstream component.

• Else: on a Link bandwidth change, the Link Bandwidth Management Status bit of the Link Status register is set to 1b for an Upstream component.

## 4.2.6.4.3. Recovery.RcvrCfg

autonomous reasons.

20

30

35

40

- Transmitter sends TS2 Ordered Sets on all configured Lanes using the same Link and Lane numbers that were set after leaving Configuration. The speed\_change bit (bit 7 of data rate identifier Symbol in TS2 Ordered Set) must be set to 1b if the directed\_speed\_change variable is already set to 1b. The N\_FTS value in the TS2 Ordered Set transmitted should reflect the number at the current speed of operation.

  On entry to this substate, an Upstream component must set the select\_deemphasis variable equal to the Selectable De-emphasis bit in the Link Control 2 register or adopt some implementation specific mechanism to set the select\_deemphasis variable, including using the value requested by the Downstream component in the eight consecutive TS1 Ordered Sets it received. An Upstream component advertising 5.0 GT/s data rates must set the Selectable De-emphasis bit (Symbol 4 bit 6) of the TS2 Ordered Sets it transmits identical to the select\_deemphasis variable. A Downstream component must set its Autonomous Change bit (Symbol 4 bit 6) to 1b in the TS2 Ordered Set if it intends to change the Link bandwidth for
  - Note: For devices that support Link width upconfigure, it is recommended that the Electrical Idle detection circuitry should be activated in the set of currently inactive Lanes in this substate, the Recovery.Idle substate, and Configuration.Linkwidth.Start substates, if directed\_speed\_change variable is reset to 0b. This is done so that during a Link upconfigure, the side that does not initiate the upconfiguration does not miss the first EIEOS sent by the initiator during the Configuration.Linkwidth.Start substate.
- Next state is Recovery. Speed if all of the following conditions are true:
  - Eight consecutive TS2 Ordered Sets are received on any configured Lane with identical data rate identifiers and the speed\_change bit set to 1b
  - Either the current data rate is greater than 2.5 GT/s or greater than 2.5 GT/s data rate identifiers are set both in the transmitted and the (eight consecutive) received TS2 Ordered Sets
  - At least 32 TS2 Ordered Sets, without being interrupted by any intervening EIEOS, are transmitted with the speed\_change bit set to 1b after receiving one TS2 Ordered Set with the speed\_change bit set to 1b in the same configured Lane.

The data rate(s) advertised on the received eight consecutive TS2 Ordered Sets with the speed\_change bit set is noted as the data rate(s) that can be supported by the other component. The Autonomous Change bit (Symbol 4 bit 6) in these received eight consecutive TS2 Ordered Sets is noted by the Upstream component for possible logging in the Link Status register in Recovery.Speed substate. Downstream components must register the Selectable De-emphasis bit (bit 6 of Symbol 4) advertised in these eight consecutive TS2 Ordered Sets in the select\_deemphasis variable. The new speed to change to in Recovery.Speed is the highest data

	rate that can be supported by both components on the Link. The variable successful_speed_negotiation is set to 1b.
	Next state is Recovery.Idle if the following two conditions are both true:
5	• Eight consecutive TS2 Ordered Sets are received on all configured Lanes with the same Link and Lane number that match what is being transmitted on those same Lanes with identical data rate identifiers within each Lane and one of the following two sub-conditions are true:
	<ul> <li>the speed_change bit is 0b in the received eight consecutive TS2 Ordered Sets</li> </ul>
10	♦ current data rate is 2.5 GT/s and either no 5.0 GT/s, or higher, data rate identifiers are set in the received eight consecutive TS2 Ordered Sets, or no 5.0 GT/s, or higher, data rate identifiers are being transmitted in the TS2 Ordered Sets
	• 16 TS2 Ordered Sets are sent after receiving one TS2 Ordered Set without being interrupted by any intervening EIEOS. The changed_speed_recovery variable is reset to 0b on entry to Recovery.Idle.
15	• Note: If the N_FTS value was changed, the new value must be used for future L0s states.
	• Note: Lane-to-Lane de-skew must be completed before leaving Recovery.RcvrCfg.
	• The device must note the data rate identifier advertised on any configured Lane in the eight consecutive TS2 Ordered Sets described in this state transition. This will override any previously recorded value.
20	Next state is Configuration if eight consecutive TS1 Ordered Sets are received on any configured Lanes with Link or Lane numbers that do not match what is being transmitted on those same Lanes and 16 TS2 Ordered Sets are sent after receiving one TS1 Ordered Set and one of the following two conditions apply:
	• the speed_change bit is 0b on the received TS1 Ordered Sets
25	• no 5.0 GT/s, or higher, data rate identifiers are set, or no 5.0 GT/s, or higher, data rate identifiers are being transmitted, and the current data rate is 2.5 GT/s
	The changed_speed_recovery variable is reset to 0b if the LTSSM transitions to Configuration.
	• Note: If the N_FTS value was changed, the new value must be used for future L0s states.
30	Next state is Recovery. Speed if the speed of operation has changed to a mutually negotiated data rate since entering Recovery from L0 or L1 (i.e., changed_speed_recovery = 1b) and an EIOS has been detected or an Electrical Idle condition has been inferred/detected on any of the configured Lanes and no configured Lane received a TS2 Ordered Set since entering this substate (Recovery.RcvrCfg). The new data rate to operate after leaving Recovery. Speed will be reverted back to the speed of operation during entry to Recovery from L0.
35	Note: As described in Section 4.2.4.3, an Electrical Idle condition may be inferred if a TS1 or TS2 Ordered Set has not been received in a 1280 UI time interval.
	Next state is Recovery. Speed if the speed of operation has not changed to a mutually negotiated data rate since entering Recovery from L0 (i.e., changed_speed_recovery = 0b) and the current speed of operation is greater than 2.5 GT/s and an EIOS has been detected or an Electrical Idle

condition has been detected/inferred on any of the configured Lanes and no configured Lane received a TS2 Ordered Set since entering this substate (Recovery.RcvrCfg). The new data rate to operate after leaving Recovery.Speed will be 2.5 GT/s.

Note: As described in Section 4.2.4.3, an Electrical Idle condition may be inferred if a TS1 or TS2 Ordered Set has not been received in a 1280 UI time interval.

Note: This transition implies that the other side was unable to achieve Symbol lock at the speed with which it was operating. Hence both sides will go back to the 2.5 GT/s speed of operation and neither device will attempt to change the speed again without exiting Recovery state. It should also be noted that even though a speed change is involved here, the changed\_speed\_recovery will be 0b.

Otherwise, after a 48 ms timeout the next state is Detect.

## 4.2.6.4.4. Recovery.Idle

5

10

20

- ☐ Next state is Disabled if directed.
  - Note: "if directed" applies to a Downstream or optional crosslink Port that is instructed by a higher Layer to assert the Disable Link bit (TS1 and TS2) on the Link.
- 15 Next state is Hot Reset if directed.
  - Note: "if directed" applies to a Downstream or optional crosslink Port that is instructed by a higher Layer to assert the Hot Reset bit (TS1 and TS2) on the Link.
  - ☐ Next state is Configuration if directed.
    - Note: "if directed" applies to a Port that is instructed by a higher Layer to optionally reconfigure the Link (i.e., different width Link).
  - Next state is Loopback if directed to this state, and the Transmitter is capable of being a loopback master, which is determined by implementation specific means.
    - Note: "if directed" applies to a Port that is instructed by a higher Layer to assert the Loopback bit (TS1 and TS2) on the Link.
- Next state is Disabled immediately after any configured Lane has the Disable Link bit asserted in two consecutively received TS1 Ordered Sets.
  - Note: This is behavior only applicable to Upstream and optional crosslink Ports.
  - ☐ Next state is Hot Reset immediately after any configured Lane has the Hot Reset bit asserted in two consecutive TS1 Ordered Sets.
    - Note: This is behavior only applicable to Upstream and optional crosslink Ports.
  - Next state is Configuration if two consecutive TS1 Ordered Sets are received on any configured Lane with a Lane number set to PAD.
    - Note: A Port that optionally transitions to Configuration to change the Link configuration is guaranteed to send Lane numbers set to PAD on all Lanes.

#### PCI EXPRESS BASE SPECIFICATION, REV. 2.0

Note: It is recommended that the LTSSM initiate a Link width up/downsizing using this transition to reduce the time it takes to change the Link width. Next state is Loopback if any configured Lane has the Loopback bit asserted in two consecutive TS1 Ordered Sets. Note: The device receiving the Ordered Set with the Loopback bit set becomes the loopback 5 slave. ☐ Transmitter sends Idle data on all configured Lanes. Note: If directed to other states, Idle Symbols do not have to be sent before transitioning to the other states (i.e., Disable, Hot Reset, Configuration, or Loopback) Next state is L0 if eight consecutive Symbol Times of Idle data are received on all configured 10 Lanes and 16 Idle data Symbols are sent after receiving one Idle data Symbol. If software has written a 1b to the Retrain Link bit in the Link Control register since the last transition to L0 from Recovery or Configuration, the Upstream component must set the Link Bandwidth Management Status bit of the Link Status register to 1b. ☐ Otherwise, after a 2 ms timeout: 15 If the idle\_to\_rlock\_transitioned variable is 0b, the next state is Recovery.RcvrLock. ♦ The idle\_to\_rlock\_transitioned variable is set to 1b upon transitioning to

Recovery.RcvrLock.

Else the next state is Detect




Figure 4-15: Recovery Substate Machine

#### 4.2.6.5. LO

This is the normal operational state.

- $\square$  LinkUp = 1b (status is set true).
  - On receipt of an STP or SDP Symbol, the idle\_to\_rlock\_transitioned variable is reset to 0b
- □ Next state is Recovery if directed to change speed (directed\_speed\_change variable = 1b) by a higher layer when both sides support greater than 2.5 GT/s speeds and the Link is in DL\_Active state. The changed\_speed\_recovery bit is reset to 0b.
  - For a Downstream component, the directed\_speed\_change variable must not be set to 1b if it has never recorded greater than 2.5 GT/s data rate identifier(s) advertised in Configuration.Complete or Recovery.Complete substates by the Upstream component since exiting the Detect state.
  - For an Upstream component, the directed\_speed\_change variable must not be set to 1b if it has never recorded greater than 2.5 GT/s data rate identifier(s) advertised in Configuration.Complete or Recovery.RcvrCfg substates by the Downstream component

223

10

since exiting the Detect state. If greater than 2.5 GT/s data rate support has been noted, the Upstream component must set the directed\_speed\_change variable to 1b if the Retrain Link bit of the Link Control register is set to 1b and the Target Link Speed field in the Link Control 2 register is not equal to the current Link speed.

- A component supporting greater than 2.5 GT/s data rates must participate in the speed change even if the Link is not in DL\_Active state if it is requested by the other side through the TS Ordered Sets.
- ☐ Next state is Recovery if directed to change Link width.
  - The upper layer must not direct to increase the Link width if the other component did not advertise the capability to upconfigure the Link width during the Configuration state or if the Link is currently operating at the maximum possible width it negotiated on initial entry to the L0 state.
  - Normally, the upper layer will not reduce width if upconfigure\_capable is reset to 0b other
    than reliability reasons, since the Link will not go back to the original width if
    upconfigure\_capable is 0b. A component must not initiate reducing the Link width for
    reasons other than reliability if the Hardware Autonomous Width Disable bit in the Link
    Control register is set to 1b.
  - The decision to initiate an increase or decrease in the Link width, as allowed by the specification, is implementation specific.
- 20 Next state is Recovery if a TS1 or TS2 Ordered Set is received on any configured Lane.
  - Next state is Recovery if directed to this state. If Electrical Idle is detected/inferred on all Lanes without receiving an EIOS on any Lane, the Port may transition to the Recovery state or may remain in L0. In the event that the Port is in L0 and the Electrical Idle condition occurs without receiving an EIOS, errors may occur and the Port may be directed to transition to Recovery.
    - Note: As described in Section 4.2.4.3, an Electrical Idle condition may be inferred on all Lanes under any one of the following conditions: (i) absence of an Update\_FC DLLP in any 128 μs window, (ii) absence of a SKP Ordered Set in any of the configured Lanes in any 128 μs window, or (iii) absence of either Update\_FC DLLP or a SKP Ordered Set in any of the configured Lanes in any 128 μs window.
    - Note: "if directed" applies to a Port that is instructed by a higher Layer to transition to Recovery including the Retrain Link bit in the Link Control register being set.
    - Note: The Transmitter may complete any TLP or DLLP in progress.
  - Next state is L0s for only the Transmitter if directed to this state.
    - Note: "if directed" applies to a Port that is instructed by a higher Layer to initiate L0s (see Section 5.4.1.1.1).
    - Note: This is a point where the TX and RX may diverge into different LTSSM states.
  - Next state is L0s for only the Receiver if an EIOS is received on any Lanes and the Port is not directed to L1 or L2 states by any higher layers.
    - Note: This is a point where the TX and RX may diverge into different LTSSM states.

5

10

25

30

## ■ Next state is L1:

i. If directed

and

ii. an EIOS is received on any Lane

and

5

10

15

20

25

30

- iii. an EIOS is transmitted on all Lanes if the current Link speed is 2.5 GT/s or two consecutive EIOSs are transmitted on all Lanes if the current Link speed is greater than 2.5 GT/s.
- Note: "if directed" is defined as both ends of the Link having agreed to enter L1 immediately after the condition of both the receipt and transmission of the EIOS(s) is met (see Section 4.3.2.1).
- Note: When directed by a higher Layer one side of the Link always initiates and exits to L1 by transmitting the EIOS(s) on all Lanes, followed by a transition to Electrical Idle.<sup>31</sup> The same Port then waits for the receipt of an EIOS on any Lane, and then immediately transitions to L1. Conversely, the side of the Link that first receives the EIOS(s) on any Lane must send an EIOS on all Lanes and immediately transition to L1.

#### ☐ Next state is L2:

i. If directed

and

ii. an EIOS is received on any Lane

and

- iii. an EIOS is transmitted on all Lanes if the current Link speed is 2.5 GT/s or two consecutive EIOSs are transmitted on all Lanes if the current Link speed is greater than 2.5 GT/s.
- Note: "if directed" is defined as both ends of the Link having agreed to enter L2 immediately after the condition of both the receipt and transmission of the EIOS(s) is met (see Section 4.3.2.3 for more details).
- Note: When directed by a higher Layer, one side of the Link always initiates and exits to L2 by transmitting EIOS on all Lanes followed by a transition to Electrical Idle.<sup>32</sup> The same Port then waits for the receipt of EIOS on any Lane, and then immediately transitions to L2. Conversely, the side of the Link that first receives an EIOS on any Lane must send an EIOS on all Lanes and immediately transition to L2.

<sup>31</sup> The common mode being driven must meet the Absolute Delta Between DC Common Mode During L0 and Electrical Idle (V<sub>TX-CM-DC-ACTIVE-IDLE-DELTA</sub>) specification (see Table 4-9).

<sup>32</sup> The common mode being driven does not need to meet the Absolute Delta Between DC Common Mode During L0 and Electrical Idle (V<sub>TX-CM-DC-ACTIVE-IDLE-DELTA</sub>) specification (see Table 4-9).

## 4.2.6.6. LOS

The L0s substate machine is shown in Figure 4-16.

#### 4.2.6.6.1. Receiver L0s

## 4.2.6.6.1.1. Rx\_LOs.Entry

- ☐ Next state is Rx\_L0s.Idle after a T<sub>TX-IDLE-MIN</sub> (Table 4-9) timeout
  - Note: This is the minimum time the Transmitter must be in an Electrical Idle condition.

## 4.2.6.6.1.2. Rx\_L0s.Idle

Next state is Rx\_L0s.FTS if the Receiver detects an exit from Electrical Idle on any Lane of the configured Link.

## 4.2.6.6.1.3. Rx\_LOs.FTS

- ☐ The next state is L0 if a SKP Ordered Set is received on all configured Lanes of the Link.
  - Note: The Receiver must be able to accept valid data immediately after the SKP Ordered Set.
  - Note: Lane-to-Lane de-skew must be completed before leaving Rx\_L0s.FTS.
- Otherwise, next state is Recovery after the N\_FTS timeout.
  - The N\_FTS timeout shall be no shorter than 40\*[N\_FTS+3] \* UI (The 3 \* 40 UI is derived from six Symbols to cover a maximum SKP Ordered Set + four Symbols for a possible extra FTS + 2 Symbols of design margin), and no longer than twice this amount. When the extended synch bit is set the Receiver N\_FTS timeout must be adjusted to no shorter than 40\* [2048] \* UI (2048 FTSs) and no longer than 40\* [4096] \* UI (4096 FTSs). Implementations must take into account the worst case Lane to Lane skew, their design margins, as well as the four to eight consecutive EIE Symbols in speeds other than 2.5 GT/s when choosing the appropriate timeout value within the specification's defined range.
  - The Transmitter must also transition to Recovery, but is permitted to complete any TLP or DLLP in progress.
  - Note: It is recommended that the N\_FTS field be increased when transitioning to Recovery to prevent future transitions to Recovery from Rx\_L0s.FTS.

## 4.2.6.6.2. Transmitter L0s

# 4.2.6.6.2.1. Tx\_LOs.Entry

- Transmitter sends one EIOS if the current Link speed is 2.5 GT/s or two consecutive EIOSs if the current Link speed is greater than 2.5 GT/s and enters Electrical Idle.
  - Note: The DC common mode voltage must be within specification by  $T_{\text{TX-IDLE-SET-TO-IDLE}}$ .33
- $\square$  Next state is Tx\_L0s.Idle after a T<sub>TX-IDLE-MIN</sub> (Table 4-9) timeout.

## 4.2.6.6.2.2. Tx\_L0s.Idle

■ Next state is Tx\_L0s.FTS if directed.



10

15

# IMPLEMENTATION NOTE


## Increase of N FTS Due to Timeout in Rx L0s.FTS

The Transmitter sends the N\_FTS fast training sequences by going through Tx\_L0s.FTS substates to enable the Receiver to reacquire its bit and Symbol lock. In the absence of the N\_FTS fast training sequence, the Receiver will timeout in Rx\_L0s.FTS substate and may increase the N\_FTS number it advertises in the Recovery state.

## 4.2.6.6.2.3. Tx LOs.FTS

- ☐ Transmitter sends N\_FTS Fast Training Sequences on all configured Lanes.
  - Note: Four to eight EIE Symbols must be sent prior to transmitting the N\_FTS (or 4096 if Extended Sync = 1) number of FTS in speeds other than 2.5 GT/s. In 2.5 GT/s speed, up to one full FTS may be sent before the N\_FTS (or 4096 if Extended Sync = 1) number of FTSs are sent.
  - Note: No SKP Ordered Sets can be inserted before all FTSs as defined by the agreed upon N\_FTS parameter are transmitted.
  - Note: If the Extended Synch bit is set, the Transmitter sends 4096 Fast Training Sequences.
- ☐ Transmitter sends a single SKP Ordered Set on all configured Lanes.
- 20  $\square$  Next state is L0.

<sup>33</sup> The common mode being driven must meet the Absolute Delta Between DC Common Mode During L0 and Electrical Idle (V<sub>TX-CM-DC-ACTIVE-IDLE-DELTA</sub>) specification (see Table 4-9).






Figure 4-16: L0s Substate Machine

## 4.2.6.7. L1

The L1 substate machine is shown in Figure 4-17.

# 4.2.6.7.1. L1.Entry

- ☐ All configured Transmitters are in Electrical Idle.
  - Note: The DC common mode voltage must be within specification by  $T_{\text{TX-IDLE-SET-TO-IDLE}}$ .
- The next state is L1.Idle after a  $T_{TX-IDLE-MIN}$  (Table 4-9) timeout.
  - Note: This guarantees that the Transmitter has established the Electrical Idle condition.

## 4.2.6.7.2. L1.Idle

15

- ☐ Transmitter remains in Electrical Idle.
  - Note: The DC common mode voltage must be within specification.<sup>34</sup>
- Next state is Recovery if any Receiver detects exit from Electrical Idle or directed after remaining in this substate for a minimum of 40 ns in speeds other than 2.5 GT/s.
  - Note: A minimum stay of 40 ns is required in this substate in speeds other than 2.5 GT/s to account for the delay in the logic levels to arm the Electrical Idle detection circuitry in case the Link enters L1 and immediately exits the L1 state.
  - Note: A component is allowed to set the directed\_speed\_change variable to 1b following identical rules described in L0 for setting this variable. When making such a transition, the changed\_speed\_recovery variable must be reset to 0b. A component may also go through Recovery back to L0 and then set the directed\_speed\_change variable to 1b on the transition from L0 to Recovery.
  - Note: A component is also allowed to enter Recovery from L1 if directed to change the Link width. The component must follow identical rules for changing the Link width as described in the L0 state.

<sup>&</sup>lt;sup>34</sup> The common mode being driven must meet the Absolute Delta Between DC Common Mode During L0 and Electrical Idle (V<sub>TX-CM-DC-ACTIVE-IDLE-DELTA</sub>) specification (see Table 4-9).




Figure 4-17: L1 Substate Machine

#### 4.2.6.8. L2

The L2 substate machine is shown in Figure 4-18.

## 4.2.6.8.1. L2.Idle

- ☐ All RX Termination must remain enabled in low impedance.
- $\square$  All configured Transmitters must remain in Electrical Idle for a minimum time of  $T_{\text{TX-IDLE-MIN}}$  (Table 4-9).
  - Note: The DC common mode voltage does not have to be within specification.
  - Note: The Receiver needs to wait a minimum of T<sub>TX-IDLE-MIN</sub> to start looking for Electrical Idle Exit.
- ☐ For Downstream Lanes:
  - For a Root Port, the next state is Detect if a Beacon is received on at least Lane 0 or if directed.
    - Note: Main power must be restored before entering Detect.
    - ♦ Note: "if directed" is defined as a higher layer decides to exit to Detect.
  - For a Switch, if a Beacon is received on at least Lane 0, the Upstream Port must transition to L2.TransmitWake.

10

- ☐ For Upstream Lanes:
  - The next state is Detect if Electrical Idle Exit is detected on any predetermined set of Lanes.
    - ♦ Note: The predetermined set of Lanes must include but is not limited to any Lane which has the potential of negotiating to Lane 0 of a Link. For multi-Lane Links the number of Lanes in the predetermined set must be greater than or equal to two.
    - ♦ Note: A Switch must transition any Downstream Lanes to Detect.
  - Next state is L2. TransmitWake for an Upstream Port if directed to transmit a Beacon.
    - ♦ Note: Beacons may only be transmitted on Upstream Ports in the direction of the Root Complex.

## 4.2.6.8.2. L2.TransmitWake

- Note: This state only applies to Upstream Ports.
  - ☐ Transmit the Beacon on at least Lane 0 (see Section 4.3.5.8).
  - Next state is Detect if Electrical Idle exit is detected on any Upstream Port's Receiver that is in the direction of the Root Complex.
    - Note: Power is guaranteed to be restored when Upstream Receivers see Electrical Idle exited, but it may also be restored prior to Electrical Idle being exited.




Figure 4-18: L2 Substate Machine

## 4.2.6.9. Disabled

5

10

20

25

- ☐ All Lanes transmit 16 to 32 TS1 Ordered Sets with the Disable Link bit asserted and then transition to Electrical Idle.
  - Note: The EIOS (one EIOS if the current Link speed is 2.5 GT/s and two consecutive EIOSs if the current Link speed is greater than 2.5 GT/s) must be sent prior to entering Electrical Idle.
  - Note: The DC common mode voltage does not have to be within specification.<sup>35</sup>
- ☐ If EIOS was transmitted (one if the current Link speed is 2.5 GT/s and two consecutive ones if the current Link speed is greater than 2.5 GT/s) and an EIOS was received (even while transmitting TS1 with the Disable Link bit asserted), then:
  - LinkUp = 0b (False)
    - ♦ Note: At this point, the Lanes are considered Disabled.
  - For Downstream components: The next state is Detect when Electrical Idle Exit is detected at the Receiver.
- For Upstream components: The next state is Detect when directed (e.g., when the Link Disable bit is reset to 0b by software).
  - ☐ For Downstream components, if no EIOS is received after a 2 ms timeout, the next state is Detect.

# 4.2.6.10. Loopback

The Loopback substate machine is shown in Figure 4-19.

## 4.2.6.10.1. Loopback.Entry

- $\Box$  LinkUp = 0b (False)
- ☐ If Loopback.Entry was entered from Configuration.LinkWidth.Start and the current data rate does not match the highest common transmitted and received data rate (Symbol 4 of the TS1 or TS2 Ordered Set) advertised on two consecutive TS1 or TS2 Ordered Sets on any Lane that detected a Receiver during Detect:
  - Note: The loopback master controls the desired Loopback Link Speed and de-emphasis level by the loopback master sending a Link Speed that is common with the loopback slave.
  - Note: The operational speed, and de-emphasis level if the speed of operation is 5.0 GT/s, is evaluated just prior to entering this substate from Configuration.LinkWidth.Start. This clause will never be executed on entry to this substate from Recovery.Idle.

<sup>&</sup>lt;sup>35</sup> The common mode being driven does need to meet the Absolute Delta Between DC Common Mode During L0 and Electrical Idle (V<sub>TX-CM-DC-ACTIVE-IDLE-DELTA</sub>) specification (see Table 4-9).

• The loopback master must transmit 16 consecutive TS1 Ordered Sets with the Data Rate field and the Selectable De-emphasis bit (Symbol 4 bit 6) identical to the TS1 Ordered Sets it transmitted during the Configuration.LinkWidth.Start substate and with the Loopback bit (bit 2 of Symbol 5) asserted, followed by the EIOS (one EIOS if the current Link speed is 2.5 GT/s or two consecutive EIOSs if the current Link speed is greater than 2.5 GT/s), and then go to Electrical Idle. The loopback master must go to Electrical Idle, after sending the EIOS(s), for 1 ms. During this time the speed must be changed to the highest common transmitted and received Link speed advertised on two consecutive TS1 Ordered Sets. The select\_deemphasis variable must be set equal to the Selectable De-emphasis bit (Symbol 4 bit 6) in the two consecutive TS1 or TS2 Ordered Sets prior to entry to this substate. If speed is 5 GT/s, the de-emphasis level must be chosen to be -3.5 dB if select\_demphasis is 1b else the de-emphasis level must be -6 dB.

5

10

15

20

25

30

- The loopback slave must send an EIOS and immediately go to Electrical Idle for 2 ms. During this time the speed must be changed to the highest common transmitted and received Link speed advertised on two consecutive TS1 Ordered Sets. The select\_deemphasis variable must be set equal to the Selectable De-emphasis bit (bit 6) of Symbol 4 in the two consecutive TS1 or TS2 Ordered Sets prior to entry to this substate. If the speed is 5 GT/s, the de-emphasis level must be chosen to be -3.5 dB if select\_demphasis is 1b else the de-emphasis level must be -6 dB.
- Note: The loopback master should send adequate TS1 Ordered Sets if it wants the slave to reacquire bit and Symbol lock prior to sending the loopback test patterns.
- The loopback master must take into account the amount of time the slave can be in Electrical Idle before starting to compare the data patterns it receives from the slave.
- ☐ If the Compliance Receive bit (Symbol 5 bit 4) on the transmitted TS1 Ordered Sets is 0b, and the Compliance Receive bit was 0b on the two consecutive TS1 Ordered Sets that were received either in this substate or during the Configuration.Linkwidth.Start substate prior to transitioning to this substate:
  - The loopback master device transmits TS1 Ordered Sets with the Loopback bit (bit 2) asserted until the loopback master receives identical TS1 Ordered Sets with the Loopback bit asserted on an implementation specific number of Lanes. The next state is Loopback. Active. However, if the loopback master does not receive identical TS1 Ordered Sets with Loopback bit asserted in the implementation specific number of lanes, it must enter Loopback. Exit substate in an implementation specific timeout value less than 100 ms.
    - ♦ Note: This indicates to the loopback master that the loopback slave has successfully entered Loopback.
    - ♦ Note: A boundary condition exists when the loopback slave transitions to Loopback. Active that can cause the loopback slave to discard a scheduled SKP Ordered Set. If this occurs, the loopback master may not see a SKP Ordered Set for twice the normal SKP Ordered Set scheduling interval.

- The next state for the loopback slave is Loopback. Active.
  - ♦ Note: The loopback slave must transition on a Transmit Symbol boundary and may truncate any Ordered Set in progress.
  - ♦ Note: Until Symbol lock is achieved the Transmitter sends TS1 Ordered Sets with Lane and Link numbers set to PAD (K23.7) on all Lanes that detected a Receiver during Detect.
- ☐ Else, the loopback master transmits TS1 Ordered Sets with the Loopback bit set for 2 ms prior to transitioning to Loopback. Active.
  - The next state for the loopback slave is Loopback. Active.
    - ♦ Note: The Compliance Receive bit (bit 4 of Symbol 5) in the TS1 Ordered Set is set to help force a transition in to Loopback. Active for both the loopback master and the loopback slave in the case that successful Symbol lock cannot occur. Once the loopback master asserts this bit in the TS1 Ordered Sets it transmits, it must not deassert that bit while in the Loopback state. This usage model is useful for test and validation purposes.
    - ♦ Note: The loopback slave does not need to transition on a Transmit Symbol boundary and may truncate any Ordered Set in progress.

## 4.2.6.10.2. Loopback.Active

- ☐ The loopback master must send valid 8b/10b data. The loopback master should avoid sending EIOS as data until it wants to exit Loopback.
- A loopback slave is required to retransmit the received 10-bit information as received, with the polarity inversion determined in Polling applied, while continuing to perform clock tolerance compensation:
  - SKPs must be added or deleted on a per Lane basis as outlined in Section 4.2.7 with the exception that SKPs do not have to be simultaneously added or removed across Lanes of a configured Link.
    - ♦ If a SKP Ordered Set retransmission requires adding a SKP Symbol to accommodate timing tolerance correction, the SKP Symbol is inserted in the retransmitted Symbol stream anywhere adjacent to a SKP Symbol in the SKP Ordered Set following the COM Symbol. The inserted SKP Symbol must be of the same disparity as the received SKPs Symbol(s) in the SKP Ordered Set.
    - ♦ If a SKP Ordered Set retransmission requires dropping a SKP Symbol to accommodate timing tolerance correction, the SKP Symbol is simply not retransmitted.
  - No modifications of the received 10-bit data (except for polarity inversion determined in Polling) are allowed by the loopback slave even if it is determined to be an invalid 10-bit code (i.e., no legal translation to a control or data value possible).

5

10

15

20

25

- ☐ Next state of the loopback slave is Loopback. Exit if one of the following conditions apply:
  - If directed or if four consecutive EIOSs are received on any Lane. It must be noted that the receiving four consecutive EIOS indicates that the Lane received four consecutive sets of COM, IDL, IDL or alternatively, two out of three K28.3 (IDL) Symbols in each of the four consecutive sets of transmitted EIOS.
  - Optionally, if current Link speed is 2.5 GT/s and an EIOS is received or Electrical Idle is detected/inferred on any Lane.
    - Note: As described in Section 4.2.4.3, an Electrical Idle condition may be inferred if any of the configured Lanes remained electrically idle continuously for 128 μs by not detecting an exit from Electrical Idle in the entire 128 μs window.
  - Note: A loopback slave must be able to detect an Electrical Idle condition on any Lane within 1 ms of the EIOS being received by the loopback slave.
  - Note: During the time after an EIOS is received and before Electrical Idle is actually
    detected by the Loopback Slave, the Loopback Slave may receive undefined 10-bit data,
    which may be looped back by the transmitter.
  - The T<sub>TX-IDLE-SET-TO-IDLE</sub> parameter does not apply in this case since the loopback slave may not even detect Electrical Idle until as much as 1 ms after the EIOS.
- ☐ The next state of the loopback master is Loopback. Exit if directed.

## 4.2.6.10.3. Loopback.Exit

5

10

15

25

- The loopback master sends an EIOS for components that support only the 2.5 GT/s data rate and eight consecutive sets of EIOSs for components that support greater than 2.5 GT/s data rates, and optionally for components that only support the 2.5 GT/s data rate, irrespective of the current Link speed, and enters Electrical Idle on all Lanes for 2 ms.
  - The loopback master must transition to a valid Electrical Idle condition<sup>36</sup> on all Lanes within  $T_{\text{TX-IDLE-SET-TO-IDLE}}$  after sending the last EIOS.
  - Note: The EIOS can be useful in signifying the end of transmit and compare operations that
    occurred by the loopback master. Any data received by the loopback master after any EIOS
    is received should be ignored since it is undefined.
  - ☐ The loopback slave must enter Electrical Idle on all Lanes for 2 ms.
    - Note: Before entering Electrical Idle the loopback slave must Loopback all Symbols that were received prior to detecting Electrical Idle. This ensures that the loopback master may see the EIOS to signify the logical end of any Loopback send and compare operations.
  - ☐ The next state of the loopback master and loopback slave is Detect.

<sup>&</sup>lt;sup>36</sup> The common mode being driven does not need to meet the Absolute Delta Between DC Common Mode During L0 and Electrical Idle (V<sub>TX-CM-DC-ACTIVE-IDLE-DELTA</sub>) specification (see Table 4-9).




Figure 4-19: Loopback Substate Machine

## 4.2.6.11. Hot Reset

- ☐ Lanes that were directed by a higher Layer to initiate Hot Reset:
  - All Lanes in the configured Link transmit TS1 Ordered Sets with the Hot Reset bit asserted and the configured Link and Lane numbers.
  - If two consecutive TS1 Ordered Sets are received on any Lane with the Hot Reset bit asserted and configured Link and Lane numbers, then:
    - $\bullet$  LinkUp = 0b (False)
    - ♦ If no higher Layer is directing the Physical Layer to remain in Hot Reset, the next state is Detect
    - ♦ Otherwise, all Lanes in the configured Link continue to transmit TS1 Ordered Sets with the Hot Reset bit asserted and the configured Link and Lane numbers.
  - Otherwise, after a 2 ms timeout next state is Detect.
- ☐ Lanes that were not directed by a higher Layer to initiate Hot Reset (i.e., received two consecutive TS1 Ordered Sets with the Hot Reset bit asserted on any configured Lanes):
  - LinkUp = 0b (False)

236

- If any Lane of an Upstream Port of a Switch receives two consecutive TS1 Ordered Sets with the Hot Reset bit asserted, all configured Downstream Ports must transition to Hot Reset as soon as possible.
  - ♦ Note: Any optional crosslinks on the Switch are an exception to this rule and the behavior is system specific.
- All Lanes in the configured Link transmit TS1 Ordered Sets with the Hot Reset bit asserted and the configured Link and Lane numbers.
- If two consecutive TS1 Ordered Sets were received with the Hot Reset bit asserted and the configured Link and Lane numbers, the state continues to be Hot Reset and the 2 ms timer is reset.
- Otherwise, the next state is Detect after a 2 ms timeout.

5

10

15

20

Note: Generally, Lanes of a Downstream or optional crosslink Port will be directed to Hot Reset, and Lanes of an Upstream or optional crosslink Port will enter Hot Reset by receiving two consecutive TS1 Ordered Sets with the Hot Reset bit asserted on any configured Lanes, from Recovery.Idle state.

# 4.2.7. Clock Tolerance Compensation

SKP Ordered Sets (defined below) are used to compensate for differences in frequencies between bit rates at two ends of a Link. The Receiver Physical Layer logical sub-block must include elastic buffering which performs this compensation. The interval between SKP Ordered Set transmissions is derived from the absolute value of the Transmit and Receive clock frequency difference specified in Table 4-9. Having worse case clock frequencies at the limits of the tolerance specified will result in a 600 ppm difference between the Transmit and Receive clocks of a Link. As a result, the Transmit and Receive clocks can shift one clock every 1666 clocks.

#### 4.2.7.1. Rules for Transmitters

	All Lanes shall transmit Symbols at the same frequency (the difference between bit rates is 0 ppm within all multi-Lane Links).
25	When transmitted, the SKP Ordered Set shall be transmitted simultaneously on all Lanes of a multi-Lane Link (see Section 4.2.4.8 and Table 4-9 for the definition of simultaneous in this context).
	The transmitted SKP Ordered Set is: one COM Symbol followed by three consecutive SKP Symbols
30	The SKP Ordered Set shall be scheduled for insertion at an interval between 1180 and 1538 Symbol Times.
	Scheduled SKP Ordered Sets shall be transmitted if a packet or Ordered Set is not already in progress, otherwise they are accumulated and then inserted consecutively at the next packet or Ordered Set boundary.

	SKP Ordered Sets do not count as an interruption when monitoring for consecutive Symbols or Ordered Sets (i.e., eight consecutive TS1 Ordered Sets in Polling.Active).
5	SKP Ordered Sets must not be transmitted while the Compliance Pattern or the Modified Compliance Pattern (see Section 4.2.8) is in progress during Polling. Compliance if the Compliance SOS bit of the Link Control 2 register is 0b. If the Compliance SOS bit of the Link Control 2 register is 1b, two consecutive SKP Ordered Sets must be sent (instead of one) for every scheduled SKP Ordered Set time interval.
10	Any and all time spent in any lower power Link state (L0s, L1, L2) or in any other state when the Transmitter is electrically idle (such as Detect and Recovery.Speed) does not count in (and may optionally reset) the 1180 to 1538 Symbol Time interval used to schedule the transmission of SKP Ordered Sets.
	☐ During all lower power Link states any counter(s) or other mechanisms used to schedule SKP Ordered Sets must be reset.
	4.2.7.2. Rules for Receivers
15	☐ Receivers shall recognize received SKP Ordered Set consisting of one COM Symbol followed consecutively by one to five SKP Symbols.
	• Note: The number of received SKP Symbols in an Ordered Set shall not vary from Lane-to-Lane in a multi-Lane Link.
	Receivers shall be tolerant to receive and process SKP Ordered Sets at an average interval between 1180 to 1538 Symbol Times.
20	☐ Receivers shall be tolerant to receive and process consecutive SKP Ordered Sets.
25	<ul> <li>Note: Receivers shall be tolerant to receive and process SKP Ordered Sets that have a maximum separation dependent on the Max_Payload_Size a component supports. The formula for the maximum number of Symbols (N) between SKP Ordered Sets is: N = 1538 + (Max_payload_size_byte+28). For example, if Max_Payload_Size is 4096 bytes, N = 1538 + 4096 + 28 = 5662.</li> </ul>

# 4.2.8. Compliance Pattern

During Polling, the Polling. Compliance substate must be entered from Polling. Active based on the conditions described in Section 4.2.6.2.1. The compliance pattern consists of the sequence of 8b/10b Symbols K28.5, D21.5, K28.5, and D10.2 repeating. The compliance sequence is as follows:

Symbol	K28.5	D21.5	K28.5	D10.2
<b>Current Disparity</b>	Negative	Positive	Positive	Negative
Pattern	0011111010	1010101010	1100000101	0101010101

For any given device that has multiple Lanes, every eighth Lane is delayed by a total of four Symbols. A two Symbol delay occurs at both the beginning and end of the four Symbol Compliance Pattern sequence. Note: A x1 device, or a xN device operating a Link in x1 mode, is permitted to include the Delay symbols with the Compliance Pattern.

This delay sequence on every eighth Lane is then:

Symbol:	D	D	K28.5	D21.5	K28.5	D10.2	D	D
---------	---	---	-------	-------	-------	-------	---	---

Where D is a K28.5 Symbol.

After the eight Symbols are sent, the delay Symbols are advanced to the next Lane and the process is repeated. An illustration of this process is shown below:

Lane 0	D	D	K28.5-	D21.5	K28.5+	D10.2	D	D	K28.5-	D21.5	K28.5+	D10.2
Lane 1	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2	D	D	K28.5-	D21.5
Lane 2	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2
Lane 3	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2
Lane 4	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2
Lane 5	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2
Lane 6	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2
Lane 7	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2
Lane 8	D	D	K28.5-	D21.5	K28.5+	D10.2	D	D	K28.5-	D21.5	K28.5+	D10.2
Lane 9	K28.5-	D21.5	K28.5+	D10.2	K28.5-	D21.5	K28.5+	D10.2	D	D	K28.5-	D21.5

#### Key:

K28.5- COM when disparity is negative, specifically: "0011111010"

K28.5+ COM when disparity is positive, specifically: "1100000101"

D21.5 Out of phase data Symbol, specifically: "1010101010"

D10.2 Out of phase data Symbol, specifically: "0101010101"

D Delay Symbol K28.5 (with appropriate disparity)

This sequence of delays ensures interference between adjacent Lanes, enabling measurement of the compliance pattern under close to worst-case Inter-Symbol Interference and cross-talk conditions.

# 4.2.9. Modified Compliance Pattern

The Modified Compliance Pattern consists of the same basic Compliance Pattern sequence (see Section 4.2.8) with one change. Two identical error status Symbols followed by two K28.5 are appended to the basic Compliance sequence of 8b/10b Symbols (K28.5, D21.5, K28.5, and D10.2) to form the Modified Compliance Sequence of (K28.5, D21.5, K28.5, D10.2, Error Status Symbol, Error Status Symbol, K28.5, K28.5). For any given device that has multiple Lanes, every eighth Lane is moved by a total of eight Symbols. Four Symbols of K28.5 occurs at the beginning and another four Symbols of K28.7 occurs at the end of the eight Symbol Modified Compliance Pattern sequence. After the 16 Symbols are sent, the delay Symbols are advanced to the next Lane and the process is repeated. Note: A x1 device, or a xN device operating a Link in x1 mode, in permitted to include the Delay symbols with the Modified Compliance Pattern.

An illustration of the Modified Compliance Pattern is shown below:

Lane0	D	D	D	D	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K287-	K28.7-	K28.7-	K28.7-	K28.5-	D21.5
Lane1	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	D	D
Lane2	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	D21.5
Lane3	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	D21.5
Lane4	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	D21.5
Lane5	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	D21.5
Lane6	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	D21.5
Lane7	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	D21.5
Lane8	D	D	D	D	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.7-	K28.7-	K28.7-	K28.7-	K28.5-	D21.5
Lane9	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	K28.5-	D21.5	K28.5+	D10.2	ERR	ERR	K28.5-	K28.5+	D	D

#### Key:

K28.5-	COM when disparity is negative, specifically: "0011111010"
K28.5+	COM when disparity is positive, specifically: "1100000101"
D21.5	Out of phase data Symbol specifically: "1010101010"
D10.2	Out of phase data Symbol, specifically: "0101010101"
D	Delay Symbol K28.5 (with appropriate disparity)
ERR	Error Status Symbol (with appropriate disparity)
K28.7-	EIE when disparity is negative, specifically "0011111000"

The reason two identical error Symbols are inserted instead of one is to ensure disparity of the 8b/10b sequence is not impacted by the addition of the error status Symbol.

All other Compliance pattern rules are identical (i.e., the rules for adding delay Symbols) so as to preserve all the crosstalk characteristics of the Compliance Pattern.

The error status Symbol is an 8b/10b data Symbol, maintained on a per Lane basis, and defined in 8-bit domain in the following way:

Receiver Error Count (Bits 6:0) - Incremented on every Receiver error after the Pattern Lock bit becomes asserted.

Pattern Lock (Bit 7) - Asserted when the Lane locks to the incoming Modified Compliance Pattern.

# 4.3. Electrical Sub-block

5

10

15

20

25

The electrical sub-block section defines the physical layer of PCI Express 5.0 GT/s that consists of a reference clock source, Transmitter, channel, and Receiver. This section defines the electrical-layer parameters required to guarantee interoperability among the above-listed PCI Express components.

This section comprehends both 2.5 GT/s and 5.0 GT/s electricals. In many cases the parameter definitions between 2.5 and 5.0 GT/s are identical, even though their respective values may differ. However, the need at 5.0 GT/s to minimize guardbanding, while simultaneously comprehending all phenomena affecting signal integrity, requires that all the PCI Express system components - Transmitter, Receiver, channel, and Refclk, be explicitly defined in the specification. For this reason, each of these four components has a separate specification section for 5.0 GT/s.

The applicability of each section—whether it applies to 2.5 GT/s or 5.0 GT/s, or whether it applies only to 5.0 GT/s—is described in the beginning of the section.

# 4.3.1. Maintaining Backwards Compatibility

All 5.0 GT/s compatible PCI Express devices must support both 5.0 GT/s capabilities as well as retaining 100% backwards compatibility with the 2.5 GT/s specification. Table 4-8 lists the interoperability matrix that various combinations of 2.5 GT/s and 5.0 GT/s components must support. Upon power-up, all 5.0 GT/s devices must initially operate in the 2.5 GT/s mode, and the system must negotiate to the higher bit rate, making sure that both Transmitter and Receiver are 5.0 GT/s compatible, before switching to the 5.0 GT/s data rate. Both the Refclk and the channel are included as system components, since both must be 5.0 GT/s compliant to guarantee system operation at that speed. Details of the procedure for detecting and negotiating for 5.0 GT/s operation appear in Chapter 2 and Section 4.2.

	,	, ,	•
Transmitter	Channel and Refclk	Receiver	End-to-End Data Rate
5.0 GT/s	5.0 GT/s	5.0 GT/s	5.0 GT/s
2.5 GT/s	2.5 or 5.0 GT/s	2.5 or 5.0 GT/s	2.5 GT/s
2.5 or 5.0 GT/s	2.5 GT/s	2.5 or 5.0 GT/s	2.5 GT/s
2.5 or 5.0 GT/s	2.5 or 5.0 GT/s	2.5 GT/s	2.5 GT/s

Table 4-8: PCI Express 2.5 GT/s / 5.0 GT/s Interoperability Matrix

## 4.3.1.1. 2.5 GT/s is Not a Subset of 5.0 GT/s

Since a 5.0 GT/s device must be capable of operation at either 2.5 GT/s or 5.0 GT/s data rates, the device must meet the 2.5 GT/s and 5.0 GT/s specifications in their entirety. Meeting only the 5.0 GT/s specification does not guarantee interoperability at 2.5 GT/s speeds, as is described in the following example.

The 5.0 GT/s clock specification requires a tighter window than 2.5 GT/s (8-16 MHz vs. 1.5-22 MHz). Imagine a clock source that just meets the 5.0 GT/s Refclk jitter specification, but has a huge jitter spike at 3 MHz (or 20 MHz). This spike would not be caught by the 8-16 MHz range, but could potentially fail the 2.5 GT/s component. Therefore, the clocks need to pass both the 2.5 GT/s and 5.0 GT/s limits.

## 4.3.1.2. Component Interfaces

PCI express components from different sources must interoperate reliably together. At the electrical level, this is achieved by specifying a set of parameters and the interfaces at which those parameters must be met. For 5.0 GT/s PCI express components, this interface is defined to be at the pins of the Receiver and transmit devices and the corresponding locations at either end of the channel. At 2.5 GT/s the requirement to reference all measurements to the Tx or Rx pins is less explicitly stated in the specification, but still holds true. The pin location was also chosen because it permits a component to be characterized independently of others. For example, a Transmitter can be measured without needing any other PCI Express components.




Figure 4-20: Transmitter, Channel, and Receiver Boundaries

Additional interfaces may be specified at the connector or connectors for multi-segment topologies, such as between server blades and backplane or between a motherboard and adapter. Due to the large number of possible combinations and their product specific nature, multi-segment specifications will be detailed in the *PCI Express Card Electromechanical Specification* and future form factor specifications.

# 4.3.2. Jitter Budgeting and Measurement

10

15

20

25

30

PCI Express jitter is budgeted among the components that comprise an end-to-end connection: the Refclk, Transmitter and receiver. Channel jitter is indirectly specified by requiring specific jitter and voltage margins at the far end of the channel under test into a reference load.

Deterministic jitter peak-peak terms are added arithmetically, while random jitter sigma terms are added as the square root of sum of squares (RSS) and its peak-peak equals the overall sigma after RSS multiplied by the Qfactor at the interested BER level. For example, a  $10^{-12}$  BER corresponds to  $Q_{\rm BER} = \pm 7.03$ .

System 
$$Tj = \sum Dj + 2Q_{BER} \sqrt{\sum Rj^2} \le 1.0UI$$
 Equation 1

A consequence of the RSS adding of Rj terms is that naively adding the Tj terms for Refclk, Transmitter, and Receiver will yield a sum greater than 1.0 UI. Details on how to derive meaningful jitter numbers from measurements appear in the respective sections for Transmitter, Receiver, and Refclk.

Jitter may be resolved into separate Dj and Rj components by application of the Dual Dirac approximation method. The dual-Dirac model is a technique for quickly estimating total jitter defined at a low bit error ratio, Tj(BER), while not requiring a commensurately large number of samples. The deterministic and random components of the jitter signal are separated within the context of the model to yield two quantities, root-mean-square random jitter (Rj) and a model-dependent form of the peak-to-peak deterministic jitter, Dj(dd). The dual-Dirac model is fundamentally a Gaussian approximation to the outer edges of the jitter distribution displaced by a fixed amount, Dj(dd). It rests on the assumption that the asymptotic tails of the distribution may be represented by the tails of the same Gaussian distribution that describes Rj; this is the key to how the dual-Dirac model is used to calculate Tj(BER): measurements of Rj and Dj(dd) may be performed on comparatively low statistics and Tj(BER) can be calculated using

$$Tj(BER) = 2Q_{BER} \times \sigma + Dj(dd)$$
 Equation 2

It is important to realize that Tj(BER) calculated from Rj and Dj(dd) is not a model-dependent approximation. Its accuracy depends only on the accuracy with which Rj and Dj(dd) are measured – though, in practice Tj(BER) so calculated is almost always an extrapolation. While Dj(dd) is a model dependent quantity, it is also a well defined observable. On the other hand, Rj is not a model-dependent quantity; it is the width of the Gaussian distribution that describes the random jitter PDF.

It is important to realize that Dj(dd) is not the same as the actual peak-to-peak spread of the Dj distribution, Dj(p-p). The two are related by  $Dj(dd) \ge Dj(p-p)$ . Dj(dd) has two distinct advantages over Dj(p-p): first, it is useful in estimating Tj(BER) – substitution of Dj(p-p) for Dj(dd) in Eq. (1) is incorrect; and, second, Dj(dd) is much easier to measure.

# 4.3.3. Transmitter Specification

Transmitter AC performance is specified at pins of the DUT into a reference load, as illustrated in Figure 4-20. The data so obtained consists of a sequential set of voltage vs. time samples. Most Transmitter parameters may be obtained directly from the scope trace; however, some parameters must either be post processed or filtered directly to obtain meaningful eye margins. Either approach is designed to remove jitter components that would be tracked by the Receiver and do not contribute meaningfully to the effective jitter seen at the Receiver's input latch.

Note that the Transmitter under test is driven by a low jitter "ideal" clock source. An ideal, rather than a nominal, oscillator is specified so that the measured jitter represents only those contributions from the Transmitter under test. The reference clock has a jitter budget that is specified separately.

# 4.3.3.1. Transmitter Phase Jitter Filtering

Tx phase jitter is defined as the temporal deviation of a data edge from an ideal clock in a manner similar to the Refclk phase jitter as described in the JWG white paper. As illustrated in Figure 4-20, a Transmitter is characterized to specification while being driven by an "ideal", low jitter Refclk. Such a Refclk source contributes no appreciable jitter of its own within the Transmitter's PLL passband. Therefore, the jitter observed at the Transmitter's output can be assumed to be entirely generated by the DUT. However, the jitter so measured may still contain low frequency jitter components that would be tracked by a Receiver and should not be included in the measurement. Examples include oscillator and measurement apparatus baseline wander. It is necessary to process the raw jitter to remove this low frequency jitter, where this may be implemented either via software (as a post processing step) or via hardware (as an actual filter). In either case, the algorithm must emulate the filter functions as defined below.

2.5 GT/s specifies a 1-pole HPF with a 1.5 MHz corner frequency, while 5.0 GT/s specifies a step bandpass filter with lower and upper corner frequencies of 10 kHz and 1.5 MHz, respectively. For filter details, see Figure 4-21.




Figure 4-21: Plot of Transmitter HPF Filter Functions

# 4.3.3.2. Low and Full Swing Transmitter Output Levels

5

Both the 2.5 GT/s and 5.0 GT/s PCI Express specifications define two voltage swing levels: full swing and low swing. Full swing signaling implements de-emphasis, while low swing does not. Typically, low swing is specified for power sensitive applications where a shorter channel is acceptable. The requirement as to whether a Transmitter need support full swing, low swing, or both modes, is dependent on its usage model. The method by which the output mode is selected is not explicitly defined in this specification, and may be implementation dependent. Note: All PCI Express device Transmitters must support full swing signaling, while support for half swing signaling is optional.

While two different Transmitter output signaling levels are defined, only a single Receiver specification is defined; this implies that margins (as specified at the Receiver) are identical regardless of the Transmitter's output swing capabilities. It also implies that the channel's characteristics need to be matched to the Transmitter output swing. Typically, low swing output is utilized for short channels, such as would occur in mobile platforms.

## 4.3.3.3. Transmitter Margining

5.0 GT/s Transmitters must implement voltage margining for both 5.0 GT/s and 2.5 GT/s operation, while 2.5 GT/s only Transmitters need not implement voltage margining. When operating in the margining mode, a Transmitter outputs a signal at an amplitude whose value is determined by configuration register bits. The base specification only requires that a Tx be capable of margining voltage. However, other parameters, such as jitter and/or de-emphasis level may be optionally margined. Figure 4-22 illustrates the Tx margining voltages and corresponding margining configuration register codes.

The granularity for margining control is determined by the number of Lanes per Link such that margining must be controllable on at least a per Link basis and may be controllable on a per Lane basis.




Figure 4-22: Transmitter Margining Voltage Levels and Codes

Two modes of Tx margining are defined. All Transmitters must implement full-swing margining, and those Transmitters supporting half-swing signaling must additionally implement half swing margining. Tx margining is controlled by a 3-bit register whose codes map as illustrated above. Code [000] represents normal operation, while the remaining codes define margining levels. In order to account for PVT variations, a minimum of four codes must to map into the min/max voltage levels defined in Figure 4-22. For the de-emphasized cases, the de-emphasis ratio must remain within  $\pm$  1.0 dB from the nominal value of -3.5 dB or -6 dB. The codes must map monotonically onto the voltage ranges, and while a linearity limit is not specified, it is recommended that the codes be evenly spaced. At least three codes must map to voltage levels less than the nominal output swing generated during normal signaling. For measurement details, see Note 2 under Table 4-9.

15

20

## 4.3.3.4. Transmitter Pin to Pad Correlation

The PCI Express Specification defines Transmitter and Receiver measurements at the pin, while a pad location is preferred by silicon designers. Measurements to specification are referenced to a device's pins, because this is the only location that is generally accessible for probing (pads in an assembled device are not usually accessible). It is the shared responsibility of the silicon and the package designers to account for silicon package interactions and guarantee positive margins at the device's pins.

# 4.3.3.5. Transmitter Specification

The following table defines the parameters for Transmitters. Parameters are defined separately for 2.5 GT/s and 5.0 GT/s implementations.

Table 4-9: 2.5 and 5.0 GT/s Transmitter Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
UI	Unit Interval	399.88 (min)	199.94 (min)	ps	The specified UI is equivalent to a tolerance of ±300 ppm for each Refclk source. Period does
		400.12 (max)	200.06 (max)		not account for SSC induced variations. See Note 1.
V <sub>TX-DIFF-PP</sub>	Differential p-p	0.8 (min)	0.8 (min)	V	As measured with compliance test load.
	Tx voltage swing	1.2 (max)	1.2 (max)		Defined as 2* V <sub>TXD+</sub> - V <sub>TXD-</sub>  .
$V_{TX\text{-}DIFF\text{-}PP\text{-}LOW}$	Low power	0.4 (min)	0.4 (min)	V	As measured with compliance test load.
	differential p-p Tx voltage swing	1.2 (max)	1.2 (max)		Defined as 2* V <sub>TXD+</sub> - V <sub>TXD-</sub>  . See Note 9.
$V_{TX\text{-}DE\text{-}RATIO\text{-}3.5dB}$	Tx de-emphasis	3.0 (min)	3.0 (min)	dB	See Section 4.3.3.9 and Note 11 for details.
	level ratio	4.0 (max)	4.0 (max)		
$V_{TX\text{-}DE\text{-}RATIO\text{-}6dB}$	Tx de-emphasis	N/A	5.5 (min)	dB	See Section 4.3.3.9 and Note 11 for details.
	level		6.5 (max)		
T <sub>MIN-PULSE</sub>	Instantaneous lone pulse width	Not specified	0.9 (min)	UI	Measured relative to rising/falling pulse. See Notes 2, 10, and Figure 4-29.
T <sub>TX-EYE</sub>	Transmitter Eye including all jitter sources	0.75 (min)	0.75 (min)	UI	Does not include SSC or Refclk jitter. Includes Rj at 10 <sup>-12</sup> . See Notes 2, 3, 4, and 10. Note that 2.5 GT/s and 5.0 GT/s use different jitter determination methods.
T <sub>TX-EYE-MEDIAN-to-</sub> MAX-JITTER	Maximum time between the jitter median and max deviation from the median	0.125 (max)	Not specified	UI	Measured differentially at zero crossing points after applying the 2.5 GT/s clock recovery function. See Note 2.
T <sub>TX-HF-DJ-DD</sub>	Tx deterministic jitter > 1.5 MHz	Not specified	0.15 (max)	UI	Deterministic jitter only. See Notes 2 and 10.
T <sub>TX-LF-RMS</sub>	Tx RMS jitter < 1.5 MHz	Not specified	3.0	ps RMS	Total energy measured over a 10 kHz – 1.5 MHz range.
T <sub>TX-RISE-FALL</sub>	Transmitter rise and fall time	0.125 (min)	0.15 (min)	UI	Measured differentially from 20% to 80% of swing. See Note 2 and Figure 4-28.
T <sub>RF-MISMATCH</sub>	Tx rise/fall mismatch	Not specified	0.1 (max)	UI	Measured from 20% to 80% differentially. See Note 2.

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
BW <sub>TX-PLL</sub>	Maximum Tx PLL bandwidth	22 (max)	16 (max)	MHz	Second order PLL jitter transfer bounding function. See Note 6
BW <sub>TX-PLL-LO-3DB</sub>	Minimum Tx PLL BW for 3 dB peaking	1.5 (min)	8 (min)	MHz	Second order PLL jitter transfer bounding function. See Notes 6 and 8.
BW <sub>TX-PLL-LO-1DB</sub>	Minimum Tx PLL BW for 1 dB peaking	Not specified	5 (min)	MHz	Second order PLL jitter transfer bounding function. See Notes 6 and 8.
PKG <sub>TX-PLL1</sub>	Tx PLL peaking with 8 MHz min BW	Not specified	3.0 (max)	dB	Second order PLL jitter transfer bounding function. See Notes 6 and 8.
PKG <sub>TX-PLL2</sub>	Tx PLL peaking with 5 MHz min BW	Not specified	1.0 (max)	dB	See Note 8.
RL <sub>TX-DIFF</sub>	Tx package plus Si differential return loss	10 (min)	10 (min) for 0.05 - 1.25 GHz 8 (min) for 1.25 - 2.5 GHz	dB	For details refer to Figure 4-34.
RL <sub>TX-CM</sub>	Tx package plus Si common mode return loss	6 (min)	6 (min)	dB	Measured over 0.05 – 1.25 GHz range for 2.5 GT/s and 0.05 – 2.5 GHz range for 5.0 GT/s. (S <sub>11</sub> parameter)
Z <sub>TX-DIFF-DC</sub>	DC differential Tx impedance	80 (min) 120 (max)	120 (max)	Ω	Low impedance defined during signaling. Parameter is captured for 5.0 GHz by RL <sub>TX-DIFF</sub> .
V <sub>TX-CM-AC-PP</sub>	Tx AC common mode voltage (5.0 GT/s)	Not specified	100 (max)	mVPP	See Note 5.
V <sub>TX-CM-AC-P</sub>	Tx AC common mode voltage (2.5 GT/s)	20	Not specified	mV	See Note 5.
ITX-SHORT	Transmitter short-circuit current limit	90 (max)	90 (max)	mA	The total current Transmitter can supply when shorted to ground.
V <sub>TX-DC-CM</sub>	Transmitter DC common-mode voltage	0 (min) 3.6 (max)	0 (min) 3.6 (max)	V	The allowed DC common-mode voltage at the Transmitter pins under any conditions
VTX-CM-DC-ACTIVE-IDLE-DELTA	Absolute Delta of DC Common Mode Voltage during L0 and Electrical Idle.	0 (min) 100 (max)	0 (min) 100 (max)	mV	$\begin{aligned} & \left  V_{TX\text{-CM-DC}} \left[ \text{during L0} \right] - V_{TX\text{-CM-Idle-DC}} \left[ \text{during Electrical Idle} \right] \right  \\ & <= 100 \text{ mV} \\ \\ & V_{TX\text{-CM-DC}} = DC_{(avg)} \text{ of } \left  V_{TX\text{-D+}} + V_{TX\text{-D-}} \right  / 2 \\ & V_{TX\text{-CM-Idle-DC=}} DC_{(avg)} \text{ of } \left  V_{TX\text{-D+}} + V_{TX\text{-D-}} \right  / 2 \\ & \left[ \text{Electrical Idle} \right] \end{aligned}$
VTX-CM-DC-LINE- DELTA	Absolute Delta of DC Common Mode Voltage between D+ and D-	0 (min) 25 (max)	0 (min) 25 (max)	mV	$\begin{aligned} & V_{TX-CM-DC-D+ [during L0]} - V_{TX-CM-DC-D- [during L0.]}  \leq 25\\ &mV \end{aligned}$ $V_{TX-CM-DC-D+} = DC_{(avg)} \text{ of }  V_{TX-D+}  \text{ [during L0]}$ $V_{TX-CM-DC-D-} = DC_{(avg)} \text{ of }  V_{TX-D-}  \text{ [during L0]}$

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
V <sub>TX-IDLE-DIFF-AC-p</sub>	Electrical Idle Differential Peak Output Voltage	0 (min) 20 (max)	0 (min) 20 (max)	mV	$V_{\text{TX-IDLE-DIFFp}} =  V_{\text{TX-Idle-D+}} - V_{\text{Tx-Idle-D-}}  \le 20 \text{ mV}.$ Voltage must be high pass filtered to remove any DC component. Filter characteristics TBD.
V <sub>TX-IDLE-DIFF-DC</sub>	DC Electrical Idle Differential Output Voltage	Not specified	0 (min) 5 (max)	mV	$V_{TX-IDLE-DIFF-DC} =  V_{TX-Idle-D+} - V_{Tx-Idle-D-}  \le 5 \text{ mV}.$ Voltage must be low pass filtered to remove any AC component. Filter characteristics complementary to above.
VTX-RCV-DETECT	The amount of voltage change allowed during Receiver Detection	600 (max)	600 (max)	mV	The total amount of voltage change in a positive direction that a Transmitter can apply to sense whether a low impedance Receiver is present. Note: Receivers display substantially different impedance for V <sub>IN</sub> <0 vs V <sub>IN</sub> > 0. See Table 4-12 for details.
T <sub>TX-IDLE-MIN</sub>	Minimum time spent in Electrical Idle	20 (min)	20 (min)	ns	Minimum time a Transmitter must be in Electrical Idle.
T <sub>TX-IDLE-SET-TO-</sub> IDLE	Maximum time to transition to a valid Electrical Idle after sending an EIOS	8 (max)	8 (max)	ns	After sending the required number of EIOSs, the Transmitter must meet all Electrical Idle specifications within this time. This is measured from the end of the last UI of the last EIOS to the Transmitter in Electrical Idle.
T <sub>TX-IDLE-TO-DIFF-</sub> DATA	Maximum time to transition to valid diff signaling after leaving Electrical Idle	8 (max)	8 (max)	ns	Maximum time to transition to valid diff signaling after leaving Electrical Idle. This is considered a debounce time to the Tx.
TCROSSLINK	Crosslink random timeout	1.0 (max)	1.0 (max)	ms	This random timeout helps resolve potential conflicts in the crosslink configuration.
L <sub>TX-SKEW</sub>	Lane-to-Lane Output Skew	500 ps + 2 UI (max)	500 ps + 4 UI (max)	ps	Between any two Lanes within a single Transmitter.
C <sub>TX</sub>	AC Coupling Capacitor	75 (min) 200 (max)	75 (min) 200 (max)	nF	All Transmitters shall be AC coupled. The AC coupling is required either within the media or within the transmitting component itself.

#### Notes:

- 1. SSC permits a +0, 5000 ppm modulation of the clock frequency at a modulation rate not to exceed 33 kHz.
- 2. Measurements at 5.0 GT/s require an oscilloscope with a bandwidth of ≥12.5 GHz, or equivalent, while measurements made at 2.5 GT/s require a scope with at least 6.2 GHz bandwidth. Measurement at 5.0 GT/s must deconvolve effects of compliance test board to yield an effective measurement at Tx pins. 2.5 GT/s may be measured within 200 mils of Tx device's pins, although deconvolution is recommended. For measurement setup details, refer to Figure 4-23 and Figure 4-24. At least 10<sup>6</sup> UI of data must be acquired.
- 3. Transmitter jitter is measured by driving the Transmitter under test with a low jitter "ideal" clock and connecting the DUT to a reference load.
- 4. Transmitter raw jitter data must be convolved with a filtering function that represents the worst case CDR tracking BW. 2.5 GT/s and 5.0 GT/s use different filter functions that are defined in Figure 4-21. After the convolution process has been applied, the center of the resulting eye must be determined and used as a reference point for obtaining eye voltage and margins.
  - 5. V<sub>TX-AC-CM-PP</sub> and V<sub>TX-AC-CM-P</sub> are defined in Section 4.3.3.7. Measurement is made over at least 10<sup>6</sup> UI.
- 15 6. The Tx PLL Bandwidth must lie between the min and max ranges given in the above table. PLL peaking must lie below the value listed above. Note: the PLL B/W extends from zero up to the value(s) specified in the above table.

- 7. Measurements are made for both common mode and differential return loss. The DUT must be powered up and DC isolated, and its data+/data- outputs must be in the low-Z state at a static value
- 8. A single combination of PLL BW and peaking is specified for 2.5 GT/s implementations. For 5.0 GT/s, two combinations of PLL BW and peaking are specified to permit designers to make a tradeoff between the two parameters. If the PLL's min BW is ≥8 MHz, then up to 3.0 dB of peaking is permitted. If the PLL's min BW is relaxed to ≥5.0 MHz, then a tighter peaking value of 1.0 dB must be met. In both cases, the max PLL BW is 16 MHz
- 9. Low swing output, defined by V<sub>TX-DIFF-PP-LOW</sub> must be implemented as shown in Figure 4-27 with no de-emphasis.
- 10. For 5.0 GT/s, de-emphasis timing jitter must be removed. An additional HPF function must be applied as shown in Figure 4-21. This parameter is measured by accumulating a record length of 10<sup>6</sup> UI while the DUT outputs a compliance pattern. T<sub>MIN-PULSE</sub> is defined to be nominally 1 UI wide and is bordered on both sides by pulses of the opposite polarity. Refer to Figure 4-29.
- 11. Root complex Tx de-emphasis is configured from Upstream controller. Downstream Tx de-emphasis is set via a command, issued at 2.5 GT/s. For details, refer to the appropriate location in Section 4.2.

# 4.3.3.6. Measurement Setup For Characterizing Transmitter

A Transmitter's parameters may be characterized by means of the test setup shown in Figure 4-23 and Figure 4-24. When measuring a Transmitter, it is not usually feasible to place the probes directly at the Transmitter's pins, so it is typical to have PCB traces and other structures between the Tx package and the probe location. If direct measurement cannot be made at the Tx pins, then it will be necessary to deconvolve the effects compliance test board from the measurement. Coupling capacitors are included, since some Receivers will need them to establish the correct DC bias. If a Transmitter can operate with a 0.0 V DC bias, then the coupling capacitors may be eliminated. The range of acceptable values for the coupling capacitors appears in Table 4-9.

Measurements made at 2.5 GT/s may be achieved by locating the probe points close to the DUT and not de-embedding the test fixture, as shown in Figure 4-24. Measurements at 5.0 GT/s must de-embed the test fixture, as shown in Figure 4-23. It is also acceptable to use a common test fixture and de-embed it for measurements at both 2.5 and 5.0 GT/s.




Figure 4-23: Required Setup for Characterizing a 5.0 GT/s Transmitter

5

10

15

20




Figure 4-24: Allowable Setup for Characterizing a 2.5 GT/s Transmitter

# 4.3.3.7. Voltage Level Definitions

10

15

20

A differential voltage is defined by taking the voltage difference between two conductors. In this specification, a differential signal or differential pair is comprised of a voltage on a positive conductor,  $V_{D+}$ , and a negative conductor,  $V_{D-}$ . The differential voltage ( $V_{DIFF}$ ) is defined as the difference of the positive conductor voltage and the negative conductor voltage ( $V_{DIFF} = V_{D+} - V_{D-}$ ). The Common Mode Voltage ( $V_{CM}$ ) is defined as the average or mean voltage present on the same differential pair ( $V_{CM} = [V_{D+} + V_{D-}]/2$ ). This document's electrical specifications often refer to peak-to-peak measurements or peak measurements, which are defined by the following equations.

- $\Box$   $V_{DIFF_{p-p}} = (2*max | V_{D+} V_{D-}|)$  (This applies to a symmetric differential swing)

  - $\Box$   $V_{DIFFp} = (max | V_{D+} V_{D-}|)$  (This applies to a symmetric differential swing.)
  - $\Box$   $V_{DIFFp} = (max | V_{D+} V_{D-} | \{V_{D+} > V_{D-}\})$  or  $(max | V_{D+} V_{D-} | \{V_{D+} < V_{D-}\})$  whichever is greater (This applies to an asymmetric differential swing.)
  - $\nabla_{\text{TX-AC-CM-PP}} = \max(V_{D+} + V_{D-})/2 \min(V_{D+} + V_{D-})/2$
  - $\Box \ \ V_{\text{TX-AC-CM-P}} = \text{RMS}[(V_{D^+} + V_{D^-})/2 DC_{AVG}(V_{D^+} + V_{D^-})/2]$

Note: The maximum value is calculated on a per unit interval evaluation. The maximum function as described is implicit for all peak-to-peak and peak equations throughout the rest of this chapter, and thus a maximum function will not appear in any following subsequent representations of these equations.

In this section, DC is defined as all frequency components below  $F_{DC}$  = 30 kHz. AC is defined as all frequency components at or above  $F_{DC}$  = 30 kHz. These definitions pertain to all voltage and current specifications.

An example waveform is shown in Figure 4-25. In this waveform the differential voltage (defined as D+ - D-) is approximately 800 mVPP, and the single-ended voltage for both D+ and D- is approximately 400 mVPP for each. Note that while the center crossing point for both D+ and D- is nominally at 200 mV, the corresponding crossover point for the differential voltage is at 0.0 V.




Figure 4-25: Single-ended and Differential Levels

## 4.3.3.8. Transmitter Parameters Details

Voltage and time margins for the Transmitter are defined via a voltage vs. time plot, as illustrated below. The margins are defined as they appear at the test load, located near the Transmitter's pins, or as they appear after the test setup is de-embedded. Voltage swings are referenced to the zero crossover point, since doing so allows the specification to guarantee symmetry. A fixed, two-tap de-emphasis level is stipulated in the specification, where the Transmitter drives to a full swing each time there is a data transition. Otherwise, the data is driven to a partial swing. De-emphasis is not implemented for low-power signaling; in this case, the Transmitter drives a half swing output at all times for all transitions.

5




Figure 4-26: Full Swing Signaling Voltage Parameters Showing -6 dB De-emphasis




Figure 4-27: Low Swing Tx Parameters

Rise and fall times are measured from the 20% to the 80% levels of the differential voltage level. Note that, for signaling with de-emphasis, the voltage thresholds corresponding to 20% and 80% vary depending on the voltage level of the previous UI and differ from those defined for full swing signaling. Only those transitions crossing the zero-crossing threshold need to meet  $T_R/T_F$  limits defined in Table 4-9. In Figure 4-28, there are three distinct thresholds corresponding to deemphasized transitions from high to low, low to high, and full swing transitions in either direction.  $T_R$  and  $T_F$  must be validated for all four possible cases.

5




Figure 4-28: Rise and Fall Time Definitions

A minimum single pulse width  $T_{\text{MIN-PULSE}}$  is defined in order to limit the amount of channel-induced jitter multiplication. Note that  $T_{\text{MIN-PULSE}}$  is measured from transition center to the next transition center, and that the transition centers will not always occur at the differential zero crossing point. In particular, transitions from a de-emphasized level to a full level will have a center point offset from the differential zero crossing.




Figure 4-29: Minimum Pulse Width Definition

# 4.3.3.9. Transmitter De-emphasis

For full swing signaling only, de-emphasis must be implemented when multiple bits of the same polarity are output in succession. Subsequent bits are driven at a differential voltage level (-3.5  $\pm$  0.5 dB at 2.5 GT/s and either -3.5  $\pm$  0.5 dB or -6  $\pm$  0.5 dB at 5.0 GT/s) below the first bit. At 5.0 GT/s de-emphasis is selectable as a via configuration register bits. The two de-emphasis values defined for 5.0 GT/s operation permit optimum equalization for both short, reflection dominated channels, and long, loss dominated ones. Note that individual bits, and the first bit from a sequence

in which all bits have the same polarity, must always be driven between the minimum and maximum values as specified by  $V_{TX-DIFF-PP}$  in Table 4-9.

The de-emphasis level is defined via configuration register bits in Chapter 7 and Section 4.2.

The only exception pertains to transmitting the Beacon (see Section 4.3.5.8).




Figure 4-30: Full Swing Tx Parameters Showing De-emphasis

Figure 4-31 illustrates the relationship between a raw data record and an average applied on a per time slice basis. The averaging function generates a single trace from which the de-emphasis ratio may be obtained. Note that the voltage measurements are referenced to the center of each UI. This implies that the measurement must implement transmit phase jitter filtering, either as a real-time capability or as a post processing step, and that the UI center is obtained only after the abovementioned filtering has been applied.




Figure 4-31: Measuring Full Swing/De-emphasized Voltages From Eye Diagram

The above figure is constructed by first generating a data pattern that comprehends all valid transitions between full swing and de-emphasized transitions. These include:

- $\square$  Full swing to full swing of opposite polarity (fs  $\rightarrow$  fs#)
- $\square$  Full swing to de-emphasized of same polarity (fs  $\rightarrow$  ds)
- $\square$  De-emphasized to de-emphasized of same polarity (ds  $\rightarrow$  ds)
- $\square$  De-emphasized to full swing of opposite polarity (ds  $\rightarrow$  fs#)

A second pattern is also generated using the same transitions, but with complementary data. Each pattern is then averaged over each time slice, and the two averages are overlaid. The resulting diagram yields two measurements each for  $V_{TX\text{-DIFF-PP-MEAN}}$  and  $V_{TX\text{-DEEMPH-PP-MEAN}}$ . A Transmitter is defined to meet  $V_{TX\text{-DE-RATIO}}$  if all combinations of  $-20\log_{10}(V_{TX\text{-DEEMPH-PP-MEAN}}/V_{TX\text{-DIFF-PP-MEAN}})$  lie within the min-max value of  $V_{TX\text{-DE-RATIO}}$  defined in the specification.

## 4.3.3.9.1. Measuring Tx Eye Width in the Presence of De-Emphasis

When a measurement is taken at the Tx pins, de-emphasis induces a jitter artifact that must be removed in order to obtain a meaningful jitter number. The origin of this inaccuracy lies in the finite rise/fall time of the Transmitter and the unequal voltage swings between different transitions. De-emphasis jitter must be accounted for in specifying 5.0 GT/s signaling and may be accounted for at 2.5 GT/s.

5

10

De-emphasis induced jitter artifacts may be removed by the algorithm listed below. Consisting solely of scale and shift operations, the algorithm operates exclusively in the voltage domain. Its effect on a typical Tx signal is illustrated in Figure 4-33. The high amplitude eye represents the jitter that would be observed without removing de-emphasis artifacts, while the low amplitude eye shows the effect of applying the above algorithm. Other algorithms yielding identical results may also be used.

5

10

Note that the above algorithm yields only a correct eye width. Eye voltage should be obtained from Tx waveforms as shown in Figure 4-31. The *deemp* parameter listed below in the algorithm is obtained empirically from the data record as illustrated in Figure 4-33 and will vary depending on whether a nominal de-emphasis of -3.5 dB or -6 dB is applied.

$$\begin{split} & \textit{IF fullswing}: \\ & \textit{scale} = \textit{deemp}; \quad \textit{offset} = 0.0 \\ & \textit{ELSEIF previousBit} == 1: \\ & \textit{scale} = \frac{2 \cdot \textit{deemp}}{1 + \textit{deemp}}; \quad \textit{offset} = \frac{1 - \textit{scale}}{4} \\ & \textit{ELSE}: \\ & \textit{scale} = \frac{2 \cdot \textit{deemp}}{1 + \textit{deemp}}; \quad \textit{offset} = -\frac{1 - \textit{scale}}{4} \end{split}$$

Figure 4-32: Algorithm to Remove De-Emphasis Induced Jitter




Figure 4-33: Example of De-emphasis Jitter Removal

At 5.0 GT/s it is necessary to resolve jitter into Tj and Dj components as defined by  $T_{\text{TX-EYE}}$  and  $T_{\text{TX-DJ-DD}}$ , respectively. In addition, another parameter,  $T_{\text{MIN-PULSE}}$  is required to place a lower limit on a single pulse width. Measurement of  $T_{\text{TX-EYE}}$  at 2.5 GT/s and 5.0 GT/s is essentially identical with the exception that a different filter function is applied at the two bit rates (see Figure 4-21).  $T_{\text{TX-DJ-DD}}$  may be obtained by applying the Dual Dirac jitter estimation technique.

## 4.3.3.10. Transmitter PLL Bandwidth and Peaking

PLL bandwidth and peaking are defined for both the Transmitter and Receiver in order to place an upper limit on the amount of Refclk jitter that is propagated to the transmitted data and to the CDR. Defining PLL BW and peaking limits also guarantees a minimum degree of Tx/Rx jitter tracking in those systems utilizing a common Refclk architecture.

Two sets of bandwidth and peaking are defined for 5.0 GT/s: 8-16 MHz with 3 dB of peaking and 5-16 MHz with 1 dB of peaking. This gives the designer the option of trading off between a low peaking PLL design vs. a low bandwidth design. For 2.5 GT/s, a single PLL bandwidth and peaking range is specified at 3-22 MHz with 3.0 dB of peaking.

#### 4.3.3.11. Transmitter Return Loss


The PCI Express Specification defines both common mode and differential return loss for Transmitters.

Transmitter return loss measurements must be made with the device powered up and in a low impedance state. Both zero and one states should be tested. The Transmitter's outputs must be held at a static value. No DC value is defined, since such measurements would preclude the use of commonly used test equipment such as VNAs. Furthermore, the difference between Transmitter impedance measured at 50 MHz and at DC is negligible. Tx biasing must be maintained such that it establishes the same biasing conditions as would exist for a Tx operating under normal transmit conditions. Hot s-parameter measurements, taken when the outputs are switching, are also permissible.

5

10

15



Note: The 80  $\Omega$  and 120  $\Omega$  traces are for informational purposes only and do not reflect any requirements. A-0556

Figure 4-34: Tx Package Plus Die Return Loss s<sub>11</sub>

The differential return loss (-RL<sub>TX-DIFF</sub>) may be defined as follows for 2.5 GT/s and 5.0 GT/s:

■ 2.5 GT/s differential return loss spec mask:

5

15

- $\leq$  -10 dB from 50 MHz to 1.25 GHz
- □ 5.0 GT/s differential return loss spec mask:
  - $\leq$  -10 dB from 50 MHz to 1.25 GHz
  - $\leq$  -8 dB from 1.25 GHz to 2.5 GHz

The common mode return loss ( $-RL_{TX-CM}$ ) may be defined as follows for 2.5 GT/s and 5.0 GT/s:

- For 2.5 GT/s:  $\leq$  -6 dB from 50 MHz to 1.25 GHz
  - $\Box$  For 5.0 GT/s:  $\leq$  -6 dB from 50 MHz to 2.5 GHz

## 4.3.4. Receiver Specification

For 2.5 GT/s, the parameters defined in Table 4-12 are defined at the Receiver pins. As such, they do not directly measure a Receiver's performance. There is instead an implied correlation between the margins observed at the Receiver's pins and the BER, but no prescribed methodology for measuring it.

At 5.0 GT/s it becomes necessary to define a performance-based methodology for tolerancing a Receiver. Tolerancing is a two step procedure in which a test apparatus is calibrated to yield the worst case signal margins defined in Table 4-12 or Table 4-11 into a test load. The margins applied to a Receiver are dependent on the clocking architecture with which the Receiver will operate. Therefore two different sets of margining parameters are defined for the common Refclk clock and data clocked Rx architectures. The Receiver under test then replaces the test load, and its BER is observed. The following sections describe the Receiver tolerancing procedure in detail.

#### 4.3.4.1. Receiver Pin to Pad Correlation

For 2.5 GT/s signaling, sufficient accuracy is possible by making *in situ* measurements at a Receiver's pins, notwithstanding that such measurements include both incident and reflected signals, and that the Receiver plus its package is not an ideal termination load.

At 5.0 GT/s a more accurate measurement method is required, and this is achieved by use of a two step Receiver tolerancing procedure. A signal source driving a standard 2 x 50  $\Omega$  test load is adjusted to yield worst case margins as defined in Table 4-10 or Table 4-11. Then the test load is replaced by the Receiver under test, and its BER is observed.

In developing the Rx specification margins, allowance is made to account for signal degradation between what is measured at the reference load and what is required at the Receiver device's pads. It is the shared responsibility of the Receiver silicon and the package designers to comprehend package-silicon interactions and guarantee that the signal levels appearing at the device's pads will meet the 10<sup>-12</sup> BER requirement

## 4.3.4.2. Receiver Tolerancing at 5.0 GT/s

For 5.0 GT/s, a clearly delineated methodology for tolerance testing the Receiver is defined to permit an easily implemented test setup. Figure 4-35 illustrates a functional block diagram of the Receiver tolerancing setup. The voltage sources on the left side supply signals representing various jitter sources that a Receiver may see. A compliance data pattern is generated by a pattern generator which may also furnish a subrate 100 MHz clock. Common mode and differential mode voltage sources are added to the pattern generator's output via power splitters. Finally, ISI effects are generated by a calibration channel, which will be described in detail in a later section.

10




Figure 4-35: Setup for Calibrating Receiver Test Circuit into a Reference Load

Two separate tolerancing tables are defined to accommodate the differing jitter limits that occur for common Refclk Rx and data clocked Rx architectures. A Receiver typically implements only one of the two clock architectures, and so only needs to be tested against the relevant one.

Implementation and calibration details for the Receiver test setup apparatus are typically equipment specific and lie outside the scope of this specification. They will, however, be addressed in a subsequent white paper.

10

Once the test setup has been calibrated the test load is replaced by the Receiver under test as shown in Figure 4-36. The test must be run for a sufficient time to permit a statistically meaningful number of UI to be received so that a BER figure can be obtained.




Figure 4-36: Setup for Testing Receiver

Table 4-10: 5.0 GT/s Limits for Common Refclk Rx Architecture

Parameter	Description	Min	Max	Units	Notes
UI	Unit interval without including of SSC		199.94	ps	Over 10 <sup>6</sup> UI
T <sub>RX-HF-RMS</sub>	1.5 – 100 MHz RMS jitter		3.4	ps RMS	Spectrally flat
T <sub>RX-HF-DJ-DD</sub> Max Dj impinging on Rx under test			88	ps	2,4
T <sub>RX-SSC-RES</sub>	33 kHz Refclk residual		75	ps	
T <sub>RX-LF-RMS</sub>	< 1.5 MHz RMS jitter		4.2	ps RMS	Spectrally flat
T <sub>RX-MIN-PULSE</sub>	Minimum single pulse applied at Rx	120		ps	2
V <sub>RX-MIN-MAX-RATIO</sub>	Min/max pulse voltage ratio seen over an time interval of 2 UI.		5		2
V <sub>RX-EYE</sub>	Receive eye voltage opening	120		mVPP diff	1,3
V <sub>RX-CM-CH-SRC</sub>	Common mode noise from Rx		300	mVPP	2

#### Notes:

- 1. Refer to Figure 4-41 for a description of how the Rx eye voltage is defined.
- 2. Accumulated over 10<sup>6</sup> UI.
- 3. Minimum eye is obtained by first injecting maximum Dj and then adjusting Rj until a minimum eye (defined by T<sub>RX-EYE</sub>) is reached. Rj is filtered with a BPF having f<sub>C-LOW</sub> and f<sub>C-HIGH</sub> of 1.5 MHz and 100 MHz, respectively with step rolloff at 1.5 MHz and a 20 dB/decade rolloff on the high side. Minimum eye width is defined for a sample size equivalent to a BER of 10<sup>-12</sup>.
  - 4. Different combinations of T<sub>RX-HF-DJ-DD</sub> and T<sub>RX-HF-RMS</sub> are needed to measure T<sub>RX-TJ-CC</sub> and T<sub>RX-DJ-DD-CC</sub>.

Table 4-11: 5.0 GT/s Tolerancing Limits for Data Clocked Rx Architecture

Parameter	Description	Min	Max	Units	Notes
UI	Unit interval without including of SSC		199.94 ppm	ps	Over 10 <sup>6</sup> UI
T <sub>RX-HF-RMS</sub> 1.5 – 100 MHz RMS jitter			4.2	ps RMS	Spectrally flat, Note 2
T <sub>RX-HF-DJ-DD</sub> Max Dj impinging on Rx under tolerancing			88	ps	2,4
T <sub>RX-LF-SSC-FULL</sub>	Full 33 kHz SSC		20	ns	2
T <sub>RX-LF-RMS</sub>	10 kHz to 1.5 MHz RMS jitter		8.0	ps RMS	Spectrally flat
T <sub>RX-MIN-PULSE</sub>	Minimum single pulse applied at Rx	120		ps	2
V <sub>RX-MIN-MAX-</sub>	Min/max pulse voltage ratio seen over an time interval of 2 UI.		5		2
V <sub>RX-EYE</sub>	Receive eye voltage opening	100		mVPP diff	1,3
V <sub>RX-CM-CH-SRC</sub>	Common mode noise from Rx		300	mVPP	2

#### Notes:

5

10

- 1. Refer to Figure 4-41 for a description of how the Rx eye voltage is defined.
- 2. Accumulated for 10<sup>6</sup> UI.
- 3. Minimum eye is obtained by first injecting maximum Dj and then adjusting Rj until a minimum eye (defined by T<sub>RX-EYE</sub>) is reached. Rj is filtered with a BPF having f<sub>C-LOW</sub> and f<sub>C-HIGH</sub> of 1.5 MHz and 100 MHz, respectively with step rolloff at 1.5 MHz and a 20 dB/decade rolloff on the high side. Minimum eye width is defined for a sample size equivalent to a BER of 10<sup>-12</sup>.
- 4. Different combinations of T<sub>RX-HF-DJ-DD</sub> and T<sub>RX-HF-RMS</sub> are needed to measure T<sub>RX-TJ-DC</sub> and T<sub>RX-DJ-DD-DC</sub>.

#### 4.3.4.3. Calibration Channel Characteristics

A calibration channel provides an easily implemented means of generating data with a substantial variation in UI to UI voltage swing. Such a variation is important to stress a Receiver and is comprehended via the  $V_{\text{RX-MIN-MAX-RATIO}}$  parameter in Table 4-10 and Table 4-11. The use of a calibration channel permits this parameter to be stressed without requiring that the pattern generator implement de-emphasis or other UI to UI voltage variation.

The calibration channel is characterized in terms of its transient response and return loss. Analysis has shown that, for a binary, non-equalized input, a channel requires a length of approximately 28 inches when fabricated on conventional FR4 PCB material. The time domain characteristics of the calibration channel may be verified by driving it with a non-equalized signal consisting of worst case 8b/10b pattern and observing a T<sub>RX-MIN-PULSE</sub> of approximately 150 ps when no differential Dj voltage is applied.




Figure 4-37: Calibration Channel Validation

Figure 4-38 illustrates signals as seen at the driver and Receiver. Note that the Tx data is non-equalized.




Figure 4-38: Calibration Channel Showing T<sub>MIN-PULSE</sub>

In addition to its forward transient domain characteristics, the calibration channel must also be defined in terms of its impedance. This measurement may be made as a single-ended Port measurement with the far end of the channel terminated to ground. Note that the calibration channel may be fabricated as two widely spaced traces yielding single-ended impedance that is 0.5x the differential impedance. Such a topology eliminates the need for performing both single-ended and differential return loss measurements.

5




Figure 4-39: Calibration Channel  $|s_{11}|$  Plot with Tolerance Limits

# 4.3.4.4. Receiver Specifications

The following table defines the parameters for 2.5 and 5.0 GT/s Receivers.

Table 4-12: 2.5 and 5.0 GT/s Receiver Specifications

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
UI	Unit Interval	399.88 (min) 400.12 (max)	199.94 (min) 200.06 (max)	ps	UI does not account for SSC caused variations.
V <sub>RX-DIFF-PP-CC</sub>	Differential Rx peak-peak voltage for common Refclk Rx architecture	0.175 (min) 1.2 (max)	0.120 (min) 1.2 (max)	V	See Section 4.3.7.2.2.
V <sub>RX-DIFF-PP-DC</sub>	Differential Rx peak-peak voltage for data clocked Rx architecture	0.175 (min) 1.2 (max)	0.100 (min) 1.2 (max)	V	See Section 4.3.7.2.2.
T <sub>RX-EYE</sub>	Receiver eye time opening	0.40 (min)	N/A	UI	Minimum eye time at Rx pins to yield a 10 <sup>-12</sup> BER. See Note 1.
T <sub>RX-TJ-CC</sub>	Max Rx inherent timing error	N/A	0.40 (max)	UI	Max Rx inherent total timing error for common Refclk Rx architecture. See Note 2.
T <sub>RX-TJ-DC</sub>	Max Rx inherent timing error	N/A	0.34 (max)	UI	Max Rx inherent total timing error for data clocked Rx architecture. See Note 2.
T <sub>RX-DJ-DD-CC</sub>	Max Rx inherent deterministic timing error	N/A	0.30 (max)	UI	Max Rx inherent deterministic timing error for common Refclk Rx architecture. See Note 2.
T <sub>RX-DJ-DD-DC</sub>	Max Rx inherent deterministic timing error	N/A	0.24 (max)	UI	Max Rx inherent deterministic timing error for data clocked Rx architecture. See Note 2.

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
T <sub>RX</sub> -EYE-MEDIAN-to-MAX-JITTER	Max time delta between median and deviation from median	0.3 (max)	Not specified	UI	Only specified for 2.5 GT/s.
T <sub>RX-MIN-PULSE</sub>	Minimum width pulse at Rx	Not specified	0.6 (min)	UI	Measured to account for worst Tj at 10 <sup>-12</sup> BER. See Figure 4-29.
V <sub>RX-MAX-MIN-RATIO</sub>	min/max pulse voltage on consecutive UI	Not specified	5 (max)		Rx eye must simultaneously meet $V_{RX\_EYE}$ limits.
BW <sub>RX-PLL-HI</sub>	Maximum Rx PLL bandwidth	22 (max)	16 (max)	MHz	Second order PLL jitter transfer bounding function . See Note 3.
BW <sub>RX-PLL-LO-3DB</sub>	Minimum Rx PLL BW for 3 dB peaking	1.5 (min)	8 (min)	MHz	Second order PLL jitter transfer bounding function. See Note 3.
BW <sub>RX-PLL-LO-1DB</sub>	Minimum Rx PLL BW for 1 dB peaking	Not specified	5 (min)	MHz	Second order PLL jitter transfer bounding function. See Note 3.
PKG <sub>RX-PLL1</sub>	Rx PLL peaking with 8 MHz min BW	Not specified	3.0	dB	Second order PLL jitter transfer bounding function . See Note 3.
PKG <sub>RX-PLL2</sub>	Rx PLL peaking with 5 MHz min BW	Not specified	1.0	dB	Second order PLL jitter transfer bounding function. See Note 3.
RL <sub>RX-DIFF</sub>	Rx package plus Si differential return loss	10 (min)	10 (min) for 0.05 - 1.25 GHz 8 (min) for 1.25 - 2.5 GHz	dB	See Figure 4-39 and Note 4.
RL <sub>RX-CM</sub>	Common mode Rx return loss	6 (min)	6 (min)	dB	See Figure 4-39 and Note 4.
Z <sub>RX-DC</sub>	Receiver DC common mode impedance	40 (min) 60 (max)	40 (min) 60 (max)	Ω	DC impedance limits are needed to guarantee Receiver detect. See Note 5.
Z <sub>RX-DIFF-DC</sub>	DC differential impedance	80 (min) 120 (max)	Not specified	Ω	For 5.0 GT/s covered under RL <sub>RX-DIFF</sub> parameter. See Note 5.
V <sub>RX-CM-AC-P</sub>	Rx AC common mode voltage	150 (max)	150 (max)	mVP	Measured at Rx pins into a pair of 50 $\Omega$ terminations into ground. See Note 6.

Symbol	Parameter	2.5 GT/s	5.0 GT/s	Units	Comments
ZRX-HIGH-IMP-DC- POS	DC Input CM Input Impedance for V>0 during Reset or power down	50 k (min)	50 k (min)	Ω	Rx DC CM impedance with the Rx terminations not powered, measured over the range 0 - 200 mV with respect to ground. See Note 7.
Z <sub>RX-HIGH-IMP-DC-</sub> NEG	DC Input CM Input Impedance for V<0 during Reset or power down	1.0 k (min)	1.0 k (min)	Ω	Rx DC CM impedance with the Rx terminations not powered, measured over the range -150 - 0 mV with respect to ground. See Note 7.
V <sub>RX-IDLE-DET-</sub> DIFFp-p	Electrical Idle Detect Threshold	65 (min) 175 (max)	65 (min) 175 (max)	mV	V <sub>RX-IDLE-DET-DIFFp-p</sub> = 2* V <sub>RX-D+</sub> - V <sub>RX-D-</sub>  . Measured at the package pins of the Receiver. See Section 4.2.4.3
T <sub>RX-IDLE-DET-DIFF</sub> -ENTERTIME	Unexpected Electrical Idle Enter Detect Threshold Integration Time	10 (max)	10 (max)	ms	An unexpected Electrical Idle ( $V_{RX-DIFFp-p} < V_{RX-IDLE-DET-DIFFp-p}$ ) must be recognized no longer than $T_{RX-IDLE-DET-DIFF-ENTERTIME}$ to signal an unexpected idle condition.
L <sub>RX-SKEW</sub>	Lane to Lane skew	20 (max)	8 (max)	ns	Across all Lanes on a Port. This includes variation in the length of a SKP Ordered Set at the Rx as well as any delay differences arising from the interconnect itself. See Note 8.

#### Notes:

10


15

- 1. Receiver eye margins are defined into a 2 x 50 Ω reference load. A Receiver is characterized by driving it with a signal whose characteristics are defined by the parameters specified in Table 4-10 and Table 4-11.
- 2. The four inherent timing error parameters are defined for the convenience of Rx designers, and they are measured during Receiver tolerancing.
- 3. Two combinations of PLL BW and peaking are specified at 5.0 GT/s to permit designers to make tradeoffs between the two parameters. If the PLL's min BW is ≥8 MHz, then up to 3.0 dB of peaking is permitted. If the PLL's min BW is relaxed to ≥5.0 MHz, then a tighter peaking value of 1.0 dB must be met. Note: a PLL BW extends from zero up to the value(s) defined as the min or max in the above table. For 2.5 GT/s a single PLL bandwidth and peaking value of 1.5-22 MHz and 3.0 dB are defined.
- 4. Measurements must be made for both common mode and differential return loss. In both cases the DUT must be powered up and DC isolated, and its D+/D- inputs must be in the low-Z state.
- 5. The Rx DC Common Mode Impedance must be present when the Receiver terminations are first enabled to ensure that the Receiver Detect occurs properly. Compensation of this impedance can start immediately and the Rx Common Mode Impedance (constrained by RL<sub>RX-CM</sub> to 50 Ω ±20%) must be within the specified range by the time Detect is entered.
- 6. Common mode peak voltage is defined by the expression: max{|(Vd+ Vd-) V<sub>-CMDC</sub>|}.
- 7. Z<sub>RX-HIGH-IMP-DC-NEG</sub> and Z<sub>RX-HIGH-IMP-DC-POS</sub> are defined respectively for negative and positive voltages at the input of the Receiver. Transmitter designers need to comprehend the large difference between >0 and <0 Rx impedances when designing Receiver detect circuits.
- 8. The L<sub>RX-SKEW</sub> parameter exists to handle repeaters that regenerate Refclk and introduce differing numbers of skips on different Lanes.

## 4.3.4.5. Receiver Return Loss

The Receiver's return loss parameters are essentially identical with those defined for the Transmitter, but are reproduced here for convenience of the reader. Both a common mode (CM) and a differential (DIFF) return loss are defined.

	differential (D111) return loss are defined.
	The differential return loss $(-RL_{RX\text{-DIFF}})$ may be defined as follows for 2.5 GT/s and 5.0 GT/s:
5	☐ 2.5 GT/s differential return loss spec mask:
	$\leq$ -10 dB from 50 MHz to 1.25 GHz
	☐ 5.0 GT/s differential return loss spec mask:
	$\leq$ -10 dB from 50 MHz to 1.25 GHz
	$\leq$ -8 dB from 1.25 GHz to 2.5 GHz
0	The common mode return loss ( $-RL_{\text{RX-CM}}$ ) may be defined as follows for 2.5 GT/s and 5.0 GT/s:
	$\square$ For 2.5 GT/s: $\leq$ -6 dB from 50 MHz to 1.25 GHz
	$\square$ For 5.0 GT/s: $\leq$ -6 dB from 50 MHz to 2.5 GHz.
5	As with the Transmitter return loss diagrams, the 120 $\Omega$ and 80 $\Omega$ plots represent the differential DC resistance to which is added 1.0 pF to ground on both D+ and D-, and are shown for informative purposes only.



Note: The 80  $\Omega$  and 120  $\Omega$  traces are for informational purposes only and do not reflect any requirements. A-0576

Figure 4-40: Receiver Return Loss Mask for 5.0 GT/s

# 4.3.4.6. Receiver Compliance Eye Diagram

5

Voltage and time margins for the Receiver are defined via an eye diagram, as illustrated in Figure 4-41. The margins are defined as they must appear at the test load at the far end of the channel. Note: The center of the eye is determined by the same phase jitter filter function used by the Transmitter.




Figure 4-41: Receiver Eye Margins

## 4.3.4.7. Receiver Dynamic Voltage Range

This section applies to 5.0 GT/s only.

Receiver dynamic range is defined by two parameters:  $V_{RX-EYE}$  and  $V_{RX-MAX-MIN-RATIO}$ . The  $V_{RX-EYE}$  parameter defines the range over which any Receiver must operate at any time, and in any system. This parameter's lower and upper limits are typically constrained by Rx sensitivity and Receiver's ESD and bias limitations, respectively. The second parameter,  $V_{RX-MAX-MIN-RATIO}$ , defines the voltage range ratio over which a particular Receiver must operate for consecutive UI. Figure 4-42 shows a typical voltage plot into a reference load that yields a near worst case  $V_{RX-MAX-MIN-RATIO}$ .  $V_{SWING-MAX}$  is defined in relation to  $V_{SWING-MIN}$  over an interval of 2.0 UI, as illustrated below. Typically, the right hand side of the 2 UI interval is placed on the peak of the waveform corresponding to  $V_{SWING-MIN}$ . The 2 UI separation guarantees that  $V_{SWING-MAX}$ . A 2 UI interval guarantees that  $V_{SWING-MAX}$  is measured on the flat portion of its curve and accounts for worst case jitter and dispersive channel effects.




Figure 4-42: Signal at Receiver Reference Load Showing Min/Max Swing

## 4.3.4.8. Exit From Idle Detect (EFI)

This section applies to 5.0 GT/s only.

It is difficult to scale the capabilities of the EFI detect circuits with data rate, and for that reason the 5.0 GT/s specification defines different data patterns in the FTS and the TS1 and TS2 Ordered Sets than are defined for 2.5 GT/s operation. In particular, repeated K28.7 patterns are defined to guarantee sufficient voltage and time requirements, as illustrated in the figure below. Concatenated EIE Symbols yield alternating one/zero run lengths of five UI each.




Figure 4-43: Exit from Idle Voltage and Time Margins

# 4.3.4.9. Receiver Loopback

Receivers, whether operating at 2.5 GT/s or 5.0 GT/s, must implement a loopback error count when placed in the appropriate test mode. In this mode Receivers must verify that the incoming data is free of errors, and if not, an error count is incremented and returned via the corresponding Receiver Port. This mechanism permits an easy monitoring of the cumulative error count by observing the returned data stream and decoding the appropriate fields.

Details of the error check and loopback circuits are implementation dependent are not covered in this specification. However, the basic requirements are listed below:

- ☐ The error check circuit must increment the error count by one and only one for each error detected.
- ☐ In order to guarantee no degradation in signal integrity, the returned error count must obey the run length and ones/zeroes disparity required of 8b/10b coding.
- ☐ Error check/return must be implemented on a per-Lane basis.
- ☐ Error codes are defined in Section 4.2.

## 4.3.5. Transmitter and Receiver DC Specifications

The parameters defined in this section are relevant to both 2.5 GT/s and 5.0 GT/s designs.

## 4.3.5.1. Channel AC Coupling Capacitors

Each Lane of a PCI Express Link must be AC coupled. The minimum and maximum values for the capacitance is given in Table 4-9. Capacitors must be placed on the Transmitter side of an interface that permits adapters to be plugged and unplugged. In a topology where everything is located on a single substrate, the capacitors may be located anywhere along the channel. External capacitors are assumed because the values required are too large to feasibly construct on-chip.

#### 4.3.5.2. ESD Protection

5

10

All signal and power pins must withstand 2000 V of ESD using the human body model and 500 V using the charged device model without damage. Class 2 per JEDEC JESE22-A114-A. This ESD protection mechanism also helps protect the powered down Receiver from potential common mode transients during certain possible reset or surprise insertion situations.

## 4.3.5.3. Short Circuit Requirements

All Transmitters and Receivers must support surprise hot insertion/removal without damage to the component. The Transmitter and Receiver must be capable of withstanding sustained short circuit to ground of D+ and D-.

#### 4.3.5.4. Transmitter and Receiver Termination

15	The Transmitter is required to meet $RL_{TX-DIFF}$ and $RL_{TX-CM}$ (see Table 4-9 and Figure 4-23) any time functional differential signals are being transmitted.
	The Transmitter is required only to meet $I_{\text{TX-SHORT}}$ (see Table 4-9) any time functional differential signals are not being transmitted.
	Note: The differential impedance during this same time is not defined.
20	The Receiver is required to meet $\mathrm{RL}_{\mathrm{RX-DIFF}}$ and $\mathrm{RL}_{\mathrm{RX-CM}}$ (see Table 4-12) during all LTSSM states excluding only times during when the device is powered down, Fundamental Reset is asserted, or when explicitly specified.
	The Receiver is required to meet $Z_{\text{RX-HIGH-IMP-DC-NEG}}$ and $Z_{\text{RX-HIGH-IMP-DC-POS}}$ (see Table 4-12) any time adequate power is not provided to the Receiver, Fundamental Reset is asserted, or when explicitly specified.

#### 4.3.5.5. Electrical Idle

Electrical Idle is a steady state condition where the Transmitter D+ and D- voltages are held constant at the same value. Electrical Idle is primarily used in power saving and inactive states (i.e., Disable).

Before a Transmitter enters Electrical Idle, is must always send the required number of EIOSs defined in Section 4.2.4.1 except for the LTSSM substates explicitly exempted from being a requirement. After sending the last Symbol of the last of the required number of EIOSs, the Transmitter must be in a valid Electrical Idle state within the time as specified by T<sub>TX-IDLE-SET-TO-IDLE</sub> in Table 4-9.

The successful reception of an EIOS (see Section 4.2.4.1) occurs upon the receipt of two out of the three K28.3 (IDL) Symbols in the transmitted EIOS, irrespective of the current Link speed. It must be noted that in substates (e.g., Loopback.Active for a loopback slave) where multiple consecutive EIOSs are expected, the Receiver must receive the appropriate number of EIOS sequences comprising of COM, IDL, IDL, IDL.

The low impedance common mode and differential Receiver terminations values (see Table 4-9 and Table 4-12) must be met in Electrical Idle. The Transmitter can be in either a low or high impedance mode during Electrical Idle.

Any time a Transmitter enters Electrical Idle it must remain in Electrical Idle for a minimum of  $T_{\text{TX-IDLE-MIN}}$ . The Receiver should expect the last EIOS followed by a minimum amount of time in Electrical Idle ( $T_{\text{TX-IDLE-MIN}}$ ) to arm its Electrical Idle Exit detector.

- When the Transmitter transitions from Electrical Idle to a valid differential signal level it must meet the output return loss specifications described in Figure 4-34 and transition from zero differential to full differential voltage consistent with the requirements of the Transmitter output characteristics shown in Figure 4-29 or Figure 4-27 after the allotted debounce time of T<sub>TX-IDLE-TO-DIFF-DATA</sub> (see Table 4-9).
- Electrical Idle Exit shall not occur if a signal smaller than V<sub>RX-IDLE-DET-DIFFp-p</sub> minimum is detected at a Receiver. Electrical Idle Exit shall occur if a signal larger than V<sub>RX-IDLE-DET-DIFFp-p</sub> maximum is detected at a Receiver. Electrical Idle may be detected on the received signal regardless of its frequency components, or it may be detected only when the received signal is switching at a frequency of 125 MHz or higher.

## 4.3.5.6. DC Common Mode Voltage

The Receiver DC common mode voltage is nominally 0 V during all states.

The Transmitter DC common mode voltage is held at the same value during all states unless otherwise specified. The range of allowed Transmitter DC common mode values is specified in Table 4-9 ( $V_{TX-DC-CM}$ ).

10

#### 4.3.5.7. Receiver Detection

10

15

The Receiver Detection circuit is implemented as part of a Transmitter and must correctly detect whether a load impedance equivalent to a DC impedance implied by the  $Z_{RX-DC}$  parameter (40  $\Omega$ -60  $\Omega$ ) or lower is present. Note: Support for Rx detect is the reason why Receivers must spec their impedance at DC, while Transmitters need not.

- The recommended behavior of the Receiver Detection sequence is described below:
  - Step 1. A Transmitter must start at a stable voltage prior to the detect common mode shift.
  - Step 2. A Transmitter changes the common mode voltage on D+ and D- consistent with meeting the  $V_{TX-RCV-DETECT}$  parameter and consistent with detection of Receiver high impedance which is bounded by parameters  $Z_{RX-HIGH-IMP-DC-POS}$ ,  $Z_{RX-HIGH-IMP-DC-NEG}$  and Note 7 in Table 4-12.
  - Step 3. A Receiver is detected based on the rate that the lines change to the new voltage.
    - a. The Receiver is not present if the voltage at the Transmitter charges at a rate dictated only by the Transmitter impedance and the capacitance of the interconnect and series capacitor.
    - b. The Receiver is present if the voltage at the Transmitter charges at a rate dictated by the Transmitter impedance, the series capacitor, the interconnect capacitance, and the Receiver termination.

Any time Electrical Idle is exited the detect sequence does not have to execute or may be aborted on that Lane.

#### 4.3.5.7.1. Differential Receiver Detect

- If an implementation chooses to transition from detect to polling based on Electrical Idle being broken prior to performing a Receiver detect sequence, an unreliable Link could be formed; due to the possibility that there may not be a low impedance termination resistor on both Rx differential conductors, which make up the differential pair.
- If the Receiver detection circuit performs the detect sequence on each conductor of the differential pair (both D+ and D-) and detects a load impedance greater than  $Z_{\text{RX-DC}}$  on either conductor, the Receiver detection circuit shall interpret this as no termination load present and respond as if neither load were present.
  - In this revision of this specification, it is not required that the detect sequence be performed on both conductors of a differential pair. Future revisions of this specification may require the successful detection of a low impedance termination resistor on both differential pairs prior to transitioning to Polling.

#### 4.3.5.8. Beacon

Support for Beacon is required for all PCI Express components that support a wakeup mechanism in order to function in form factors that require the use of Beacon. However, not all systems and form factor specifications require the use of Beacon, and for components that are restricted to use in such environments it is not necessary to support Beacon.

in such environments it is not necessary to support Beacon. Note: Devices operating at 5.0 GT/s speed do not need to support Beacon. 5 This section applies to all components that support Beacon. The Beacon is a signal sent by a Downstream component to start the exit from an L2 state. All Transmitter electrical specifications (Table 4-9) must be met while sending a Beacon with the following exceptions and clarifications. 10 The Beacon is a DC balanced signal of periodic arbitrary data, which is required to contain some pulse widths  $\geq 2$  ns but no larger than 16 µs. The maximum time between qualifying pulses (2 ns  $\leq$  x  $\leq$  16  $\mu$ s) can be no longer than 16 μs. DC balance must be always be restored within a maximum time of 32 μs. ☐ Beacon is transmitted in a low impedance mode. 15 ☐ All Beacons must be transmitted and received on at least Lane 0 of multi-Lane Links.<sup>37</sup> ☐ The output Beacon voltage level must be at a -6 dB de-emphasis level for Beacon pulses with a width greater than 500 ns. lacktriangle The output Beacon voltage level can range between a specified voltage level (see  $V_{TX\text{-DIFFp-p}}$  in Table 4-9) and a corresponding -3.5 dB de-emphasized voltage levels for Beacon pulses smaller 20 than 500 ns. ☐ The Lane-to-Lane Output Skew (see Table 4-9) and SKP Ordered Set output (see Section 4.2.7) specifications do not apply.

For the case described above of Beacon pulses with a width greater than 500 ns, the minimum Beacon amplitude is -6 dB down from the minimum differential peak to peak output voltage  $(V_{TX-DIFFp-p})$ . The maximum Beacon amplitude for this case is -6 dB down from the maximum peak to peak output voltage  $(V_{TX-DIFFp-p})$ .

appropriate wakeup mechanism required by the system or form factor associated with the

When any Bridge and/or Switch receives a Beacon at a Downstream Port, that component must propagate a Beacon wakeup indication Upstream. This wakeup indication must use the

Upstream Port of the Switch (see Section 5.3.3.2).

25

<sup>&</sup>lt;sup>37</sup> Lane 0 as defined after Link width and Lane reversal negotiations are complete.

#### 4.3.5.8.1. Beacon Example

An example Receiver waveform driven at the -6 dB level for a 30 kHz Beacon is shown in Figure 4-44. An example Receiver waveform using the COM Symbol at full speed signaling is shown in Figure 4-45. It should be noted that other waveforms and signaling are possible other than the examples shown in Figure 4-44 and Figure 4-45 (i.e., Polling is another valid Beacon signal).




Figure 4-44: A 30 kHz Beacon Signaling Through a 75 nF Capacitor




Figure 4-45: Beacon, Which Includes a 2-ns Pulse Through a 75 nF Capacitor

## 4.3.6. Channel Specifications

#### 4.3.6.1. Channel Characteristics at 2.5 GT/s

Channel loss (attenuation of the differential voltage swing) in this system is a critical parameter that must be properly considered and managed in order to ensure proper system functionality. Channel loss is specified in terms of the amount of attenuation or loss that can be tolerated between the Transmitter and Receiver. The Tx is responsible for producing the specified differential eye height at the pins of its package. Together, the Tx, the Refclk, and the interconnect are responsible for producing the specified differential eye height and width at the Rx pins (see Figure 4-41).

An approximate way to understand the worst-case operational loss budget at 1.25 GHz is calculated by taking the minimum output voltage ( $V_{TX-DIFFp-p} = 800 \text{ mV}$ ) divided by the minimum input voltage to the Receiver ( $V_{RX-DIFFp-p} = 175 \text{ mV}$ ), which results in a maximum loss of 13.2 dB. The approximate way to understand the worst-case operational loss budget at 625 MHz is calculated by taking the minimum de-emphasized output voltage ( $V_{TX-DIFFp-p} = 505 \text{ mV}$ ) divided by the minimum input voltage to the Receiver ( $V_{RX-DIFFp-p} = 175 \text{ mV}$ ), which results in a maximum loss of 9.2 dB. Although loss vs. frequency is useful in understanding how to design an effective interconnect, the timing and voltage margin measured in the Tx and Rx eye diagrams end up being the ultimate constraints of insertion loss.

#### 4.3.6.2. Channel Characteristics at 5.0 GT/s

At 5.0 GT/s a more accurate method of comprehending the effects of channel loss is required in order to avoid excessive guardbanding. The method described here imports the channel's sparameters into a simulation environment that includes worst case models for Transmitters and data patterns. The resulting time domain simulation yields eye diagrams from which voltage and timing margins may be obtained and compared against those defined for the Receiver. Note: The methodology described in Sections 4.3.6.2 through 4.3.6.2.7 must be applied to 5.0 GT/s designs, and may be applied to 2.5 GT/s designs.

A channel's characteristics are completely defined by its s-parameters, in particular: insertion loss, return loss, and aggressor-victim coupling. It can been demonstrated that these parameters are sufficient to completely quantize all channel-induced phenomena affecting eye margins including: I/O-channel impedance mismatch, insertion loss, jitter amplification, impedance discontinuities, and crosstalk. Long channels tend to be dominated by insertion loss and crosstalk, while short channels tend to dominated by impedance discontinuities. Since both types of channels are possible in PCI Express implementations, it is necessary provide a means of characterizing the channel that comprehends all possible channel characteristics.

It is not, in general, possible to establish a straightforward correlation, easily expressed in graphical terms, between channel s-parameters and eye margins for all types of channels. For example plotting  $|s_{21}|$  vs. frequency does not give useful correlations to eye margins for all possible channels. Instead it is necessary to convolve the channel's s-parameters with a worst case Transmitter behavioral model and a worst case data pattern. The resulting time domain results, represented via an eye diagram, can then be compared against the  $V_{RX\_EYE}$  and  $T_{RX\_EYE}$  parameters defined in the Receiver specification. The following sections detail this procedure.

10

15

20

25

30

## 4.3.6.2.1. Procedure for Channel Measurement and Margin Extraction

A channel may be characterized to specification by means of the following procedure.

- 1. s-parameters for the channel under test are measured. These include insertion loss, return loss, and (if applicable) crosstalk.
- 2. The s-parameters are imported into a simulation environment along with a reference load and a behavioral Transmitter model.
- 3. Worst case Transmitter corners and data patterns are driven through the channel model into a reference load. Then the resulting eye margins are post processed to account for Refclk and Transmitter jitter effects that were not included in the simulation.
- 4. The resulting eye margins are compared to  $T_{RX\_EYE}$  and  $V_{RX\_EYE}$  in Table 4-12 to determine if the channel is within specification.

The following sections detail the four steps listed above.

5

10

15

## 4.3.6.2.2. Acquiring the Channel's s-parameters

Channel s-parameter data should be taken over the entirety of the 5.0 GT/s PCI Express signaling spectral range which extends from approximately 250 MHz to 20 GHz or greater. Both near and far end return loss as well as forward and reverse insertion loss should be measured, since most simulation tools require a complete s-parameter representation.

## 4.3.6.2.3. Defining the Simulation Environment

An end-to-end simulation environment, as shown in Figure 4-46, is necessary to generate eye margins. The model consists of the following components: behavioral Tx model, channel sparameters, reference load, and data pattern(s). For a topology with minimal crosstalk, a single-Lane model will suffice. Otherwise the model needs to include aggressor and victim components.




Figure 4-46: Simulation Environment for Characterizing Channel

## 4.3.6.2.4. Defining Worst Case Data Patterns and Tx Corners

The behavioral Tx model must support adjustable parameters corresponding to those listed in Table 4-13. Stressing the channel to yield worst case margins at the far end requires that a combination of worst case Tx parameters and data patterns be simulated. In most cases a parameter may be set to its worst case corner by inspection. For example,  $V_{\text{TX-DIFF-PP}}$  will yield the worst case eye margins when set to a minimum. However, some parameters will need to be simulated over their min to max range in order to guarantee worst case voltage/time margins for a particular channel.

- Figure 4-46 shows all transmitting Lanes routed in a non-interleaved fashion, and this topology is recommended, because interleaved routing yields unacceptably high levels of near-end crosstalk for the routing guidelines typically encountered in PC-type platforms. By non-interleaved it is meant that all Tx Lanes are routed as a group. Interleaved indicates that Tx and Rx Lanes are routed in an alternating fashion.
- In addition to the above mentioned Rx parameters, channel simulation must generate data patterns yielding worst case margins while conforming to 8b/10b coding rules. Two approaches may be used: a fixed pattern or a channel specific pattern. The former approach is simpler, but may not yield as much pattern dependent margin degradation as the latter.
- Operation at 5.0 GT/s supports Selectable De-emphasis, where the value of -3.5 or -6 dB is selected upon power-up. For a given channel, it is assumed that the developer would know a priori what deemphasis value is optimum, and that value would be included in the simulation.

Table 4-13: Worst Case Tx Corners for Channel Simulation

Symbol	Parameter	Min	Max	Units	Notes
V <sub>TX-DIFF-PP</sub>	Differential p-p Tx voltage swing	800		mV	Only minimum value needed in simulations.
V <sub>TX-DIFF-PP-LOW</sub>	Low power differential p-p Tx voltage swing	400		mV	Only minimum value needed in simulations. See Section 4.3.6.2.6.
V <sub>TX-DE-RATIO-6DB</sub>	Tx de-emphasis level	5.5	6.5	dB	Both minimum/maximum range needs to be simulated. See Note 1.
V <sub>TX-DE-RATIO-3.5DB</sub>	Tx de-emphasis level	3.0	4.0	dB	Both minimum/maximum range needs to be simulated. See Note 1.
T <sub>MIN-PULSE</sub>	Instantaneous pulse width	0.9		UI	Single pulses of both polarity need to be compressed to minimum value.
T <sub>TX-RISE-FALL</sub>	Transmitter rise and fall time	0.15		UI	Some channels are sensitive to minimum value. Maximum value defined by T <sub>TX-EYE</sub> .
T <sub>RF-MISMATCH</sub>	Tx rise/fall mismatch		0.1	UI	Only maximum value needed in simulations.
RL <sub>TX-DIFF</sub>	Tx package plus Si differential return loss		See Figure 4-43.		See Note 2.
RL <sub>TX-CM</sub>	Tx package plus Si common mode return loss		6	dB	Same as defined in Tx specification.
T <sub>CH-TX-DJ-SIM</sub>	Maximum jitter for channel driven by Tx with 0.1 UI DCD		78.1	ps	Assumes Tx is simulated with max of 0.1 UI DCD with no other Tx jitter components. See Figure 4-47A.
T <sub>EYE-SLEW-CC</sub>	Amount by which eye is slewed to obtain voltage margin for common Refclk architecture		±28.9	ps	Resulting eye voltage margin must meet V <sub>RX-DIFF-PP-CC</sub> in Table 4-12.
T <sub>EYE-SLEW-DC</sub>	Amount by which eye is slewed to obtain voltage margin for data clocked Rx architecture		±34.7	ps	Resulting eye voltage margin must meet V <sub>RX-DIFF-PP-DC</sub> in Table 4-12.

#### Notes:

<sup>1.</sup> Two Tx de-emphasis ratios are defined to account for selectable Tx de-emphasis based on channel characteristics. Usually the de-emphasis ratio is preset based on a priori knowledge of which value is optimum for the channel the Tx is driving, and that de-emphasis ratio is used to simulate the channel's characteristics.

2. Typically a package is modeled as a combination of the Tx Si and the package interconnect, where the Si may be defined as a voltage or current source with a particular impedance driving a parasitic capacitance. The package interconnect may be modeled as t-line elements. The combination of the above elements is then adjusted to yield one or more worst case impedance profiles that fit under the Tx return loss curves. Note that more than one package/Si model may be needed since it is not generally possible to synthesize a package/Si model that replicates the entire Tx return loss profile.

## 4.3.6.2.5. Accounting for Jitter When Characterizing the Channel

It is most convenient to simulate the channel without introducing low frequency jitter components in either the Refclk or the Transmitter. These jitter components have been shown to propagate through the channel on a ps for ps basis. Pulse width compression, acting on single pulses sourced by the Transmitter, does need to be included in the simulation, since it interacts with the channel and produces so called jitter amplification. While they need not be included in the actual simulation, low frequency jitter components must be accounted for in the overall jitter budgeting process. This will require that we deduct the worst case low frequency jitter components from the Refclk and the Transmitter from the simulated eye margins, before comparing against the Receiver eye parameters.

As mentioned above, the timing and voltage margins obtained when simulating the channel model need only include high frequency Tx jitter responsible for compressing a pulse to a minimum width. However, suitable post processing must be applied before we can compare the results against the Rx jitter parameters:

- 1. Include the impact of non-simulated jitter > 1.5 MHz, but excluding DCD.
- 2. Determine the center of the eye in order to measure voltage and time margins.

Figure 4-47A illustrates the effect of simulating a channel with only DCD phase jitter included. The second step consists of replicating the effect that the non-simulated jitter components would have on the eye, and this may be achieved by slewing the eye in the x-direction by an amount equal to ½ the Dj and Rj components that were not simulated. Note that since common Refclk Rx and data clocked Rx architectures specify different amounts of jitter, so the amount by which the simulated eye is slewed will differ. Once the composite eye has been generated the next step is to determine the eye center and obtain the eye voltage and time opening margins. Determining the eye center may be achieved by using the filter function applied to the Receiver. Then the margins may be compared against the T<sub>RX-TJ-CC</sub>, T<sub>RX-TJ-DC</sub> and V<sub>RX-DIFF-PP-CC</sub>, V<sub>RX-DIFF-PP-DC</sub>, as appropriate for the common Refclk and the data clocked Rx architectures.

When simulating Tx jitter, we have assumed that the maximum amount of DCD (0.1 UI) is being applied. The difference between the maximum  $T_{TX-HF-DJ-DD}$  (0.15 UI) and the above 0.1 UI represents the amount of additional Tx Djdd that is not simulated, or 10 ps. Similarly, Rj terms from the Tx and the Refclk must be comprehended by RSSing together the maximum Tx Rj (1.4 ps RMS) and the maximum Refclk Rj (3.1 ps RMS for the common clocked Refclk Rx architecture and 4.0 ps RMS for the data clocked Rx architecture). The resulting terms ( $T_{NON-SIM-JITTER-TJ}$ ) define the amount by which the simulated eye must be slewed:  $\pm$  28.9 ps for the common clocked Refclk Rx architecture and  $\pm$  34.7 ps for the data clocked Rx architecture.

5

10

20




Figure 4-47: Extracting Eye Margins from Channel Simulation Results

#### 4.3.6.2.6. Specifying the Channel for the Low Voltage Swing Option

Certain PCI Express applications that are power sensitive, such as mobile, may be implemented using low swing Transmitter option. This involves the use of a half swing transmit signal with no de-emphasis. The procedure for specifying a channel for the low swing Transmitter is identical to that used for the full swing Transmitter, with the exception that the worst case behavioral Tx characteristics must reflect the reduced swing and lack of de-emphasis.

## 4.3.6.2.7. Multi-Segment Channels

Multi-segment channels may be specified in a manner similar to that applied to single segment channels in the preceding sections. Different platform topologies will need specific partition budgets, depending on the ratio of channel lengths, number and type of discontinuities, and other factors. Due to the large number of possible system partitioning and interoperability options for multi-segment channels, they will not be covered in this specification. Instead, details may be found in the *PCI Express Card Electromechanical Specification* and other future form factor specifications.




Figure 4-48: Multi-segment Channel Example

# 4.3.6.3. Upper Limit on Channel Capacitance

The interconnect total capacitance to ground seen by the Receiver Detection circuit must not exceed 3 nF to ground, including capacitance added by attached test instrumentation. This limit is needed to guarantee proper operation during Receiver detect. Note that this capacitance is separate and distinct from the AC coupling capacitance value (see Table 4-9).

10

## 4.3.7. Reference Clock Specifications

This section refers to 5.0 GT/s only. Specifications for the Refclk in 2.5 GT/s systems appears in the PCI Express Card Electromechanical Specification, Rev. 2.0. Additionally, the analysis of Refclk jitter and the statistical methodology derived to characterize Refclk phase jitter are covered in detail in the JWG white paper.

PCI Express Base Specification, Rev. 1.1 did not include Refclk parameters; instead, parameters for Refclk were defined in PCI Express Card Electromechanical Specification, Rev. 1.1. While developing the 5.0 GT/s specification, it became obvious that it made sense to include the Refclk as part of the electrical specification, and so it is included in this specification.

## 4.3.7.1. Spread Spectrum Clock (SSC) Sources

The data rate may be modulated from  $\pm 0\%$  to  $\pm 0.5\%$  of the nominal data rate frequency, at a modulation rate in the range not exceeding 30 kHz  $\pm 300$  ppm requirement still holds, which requires the two communicating Ports be modulated such that they never exceed a total of 600 ppm difference. For most implementations this places the requirement that both Ports require the same bit rate clock source when the data is modulated with an SSC.

#### 4.3.7.2. Refclk Architectures

10

Three distinct Refclk architectures are possible: common Refclk, separate Refclks, and data driving PLL. Each has an associated filter function that comprehends the worst case combination of PLL bandwidth/peaking and equivalent jitter. The effective jitter seen at the Rx's clock-data recovery inputs is a function of the difference in Rx and. Tx PLL bandwidth and peaking convolved with the jitter spectrum of the Refclk. It is also dependent on the Refclk architecture.

## 4.3.7.2.1. Filtering Functions Applied to Refclk Measurements

Raw Refclk data contains jitter over a wide range of frequencies, some of which will be tracked by the Receiver or otherwise removed by the combination of the Tx and Rx PLLs. Consequently, it is necessary to apply a series of filter operations to raw Refclk data in order to obtain meaningful jitter measurements. The nature of the filter functions is in part dependent on the Refclk architecture. For example, the PLL functions for common Refclk Rx and data clocked Rx architectures are different and therefore yield differing amounts of HF Rj. Table 4-14 lists the filter functions for common clocked and data clocked Rx architectures. In general, there are five different filter functions applied:

	Tui	ictions applied.
		SSC separation: Used to remove SSC components from the low frequency range allowing one to define separate low frequency Rj and low frequency Dj components
30		$0.01-1.5~\mathrm{MHz}$ step BPF: Lower edge of filter removes $1/\mathrm{f}$ jitter contributions that are completely trackable by CDR. This function also removes high frequency jitter components.
		1.5 MHz step HPF: Removes low frequency jitter components, allowing one to define those jitter components not trackable by CDR.

- ☐ Edge filtering: Minimizes test equipment measurement artifacts caused by finite sampling/voltage resolution aperture. This is a voltage averaging process that is applied at a frequency of 5 GHz.
- □ PLL difference function or Max PLL BW function. The first is applied to the common clocked Refclk Rx architecture and comprehends worst case mismatch between Tx and Rx PLLs and impact of transport delay. The second is applied to data clocked Rx architecture and comprehends maximum PLL BW and peaking.

Refclk Architecture	Common Refclk Rx	Data Clocked Rx
< 1.5 MHz jitter components	SSC separation	No SSC separation
	PLL difference function	Max PLL BW fcn
	- 1.5 MHZ step BPF	0.01 - 1.5 MHz step BPF
> 1.5 MHz jitter components	PLL difference function	Max PLL BW fcn
	1.5 MHz step HPF	1.5 MHz step HPF
	Edge filtering	Edge filtering

Table 4-14: Filtering Functions Applied to Refclk Measurements

Implementation details for the PLL difference and maximum PLL functions are described in the sections relating to common Refclk Rx and data clocked Rx architectures that follow. The 1.5 MHz HPF and 0.01 - 1.5 MHz BPF characteristics are described in Figure 4-21.

#### 4.3.7.2.2. Common Refclk Rx Architecture

This architecture implies that a single Refclk source is distributed to the Tx and Rx. As a consequence, much of the SSC jitter sourced by the Refclk is propagated equally through Tx and Rx PLLs, and so intrinsically tracks. Figure 4-49 illustrates the common Refclk Rx architecture, showing key noise, delay, and PLL transform sources. Since Refclk is common to both Tx and Rx, its noise characteristic, X<sub>1</sub>(s) is driven to both Tx and Rx PLLs. The amount of jitter appearing at the CDR is then defined by the difference function between the Tx and Rx PLLs, HCC(s).




Figure 4-49: Common Refclk Rx Architecture

Based on the above clock architecture, it is possible to define a difference function that corresponds to the worst case mismatch between Tx and Rx PLLs. Second order transfer functions are assumed,

5

10

even though most PLL transfer functions are 3<sup>rd</sup> order or higher, since 2<sup>nd</sup> order functions tend to yield a slightly conservative difference function vis-a-vis an actual PLL.

$$X_{CC}(s) = X_1(s) * H_{CC}(s)$$

10

15

$$H_{CC}(s) = \left[ \frac{2s\zeta_1\omega_{n1} + \omega_{n1}^2}{s^2 + 2s\zeta_1\omega_{n1} + \omega_{n1}^2} e^{-sT_1} - \frac{2s\zeta_2\omega_{n2} + \omega_{n2}^2}{s^2 + 2s\zeta_2\omega_{n2} + \omega_{n2}^2} \right]$$
Equation 3

Jitter contribution from H<sub>1</sub>

Jitter contribution from H<sub>2</sub>

Conversion between the natural PLL frequency  $\omega_n$  and the -3 dB point is given by the following expression.

$$\omega_{3dB} = \omega_n \sqrt{1 + 2\zeta^2 + \sqrt{(1 + 2\zeta^2)^2 + 1}}$$
 Equation 4

In the common Refclk architecture it is also necessary to comprehend a maximum Transmitter to Receiver transport delay difference. This delay delta is illustrated in Figure 4-50 and represents the delay difference between the Transmitter data and recovered Receiver clock as seen at the inputs to the receive latch.




Figure 4-50: Refclk Transport Delay Paths for a Common Refclk Rx Architecture

PLL BW and peaking numbers are defined in Table 4-15. The filter function is defined by  $H_{CC}(s)$  and includes expressions for the min and max PLL characteristics, where the smaller PLL BW corresponds to  $\omega_{n1}$  and  $\zeta_1$  and the larger PLL BW corresponds to  $\omega_{n2}$  and  $\zeta_2$ . The  $e^{-sT1}$  term corresponds to the transport delay delta as illustrated in Figure 4-50.

Table 4-15: Difference Function Parameters Applied to Refclk Measurement

Symbol	Parameter	Min	Max	Units	Comments
T <sub>1</sub>	Data/clock transport delay delta		12	ns	See Note 1.
$\omega_1$	PLL #1 natural frequency	4.31*2π or 1.82*2π		Mrad/s	See Notes 1, 2, and 3.
$\zeta_1$	PLL #1 damping factor	0.54 or 1.16	1.75 (0.5 dB)		See Notes 1 and 2.
$\omega_2$	PLL #2 natural frequency		8.61*2π	Mrad/s	See Note 1.
$\zeta_2$	PLL #2 damping factor	0.54 or 1.16	1.75 (0.5 dB)		See Notes 1, 2, and 4.

#### Notes:

- 1. T<sub>1</sub> defines to the cumulative transport delay delta of the data and Refclk paths as shown in Figure 4-50 and includes both off-chip and on-chip delay terms. Maximum internal transport delay for Tx and Rx is 2.0 ns.
- 2. For the common Refclk Rx architecture, two possible combinations of minimum PLL BW and corresponding peaking are specified. If the min PLL BW is  $\geq$ 5 MHz, then a max peaking of 1.0 dB (corresponding to  $\zeta$  = 1.16) is required. If the min PLL BW is  $\geq$ 8 MHz, then 3 dB of peaking (corresponding to  $\zeta$  = 0.54) is allowed.
- 3. The natural frequency limits for PLL #1 correspond to -3 dB cutoff frequencies of 8.0 MHz ( $4.31e6*2\pi$ ) and 5.0 MHz ( $1.82e6*2\pi$ ).
- 4. The natural frequency limit for PLL #2 of 8.61e6\*2π corresponds to a -3 dB cutoff frequency of 16 MHz.

# 4.3.7.2.3. Refclk Compliance Parameters for Common Refclk Rx Architecture

Table 4-16 defines the compliance parameters for the common Refclk Rx architecture.

Table 4-16: Refclk Parameters for Common Refclk Rx Architecture at 5.0 GT/s

Symbol	Description	L	imits	Units	Note
Oyillboi	Description	Min	Max		
T <sub>REFCLK-HF-RMS</sub>	> 1.5 MHz to Nyquist RMS jitter after applying Equation 4-3		3.1	ps RMS	1
T <sub>REFCLK-SSC-RES</sub>	SSC residual		75	ps	1
T <sub>REFCLK-LF-RMS</sub>	10 kHz - 1.5 MHz RMS jitter		3.0	ps RMS	2
T <sub>SSC-FREQ-DEVIATION</sub>	SSC deviation		+0.0/-0.5	%	
T <sub>SSC-MAX-PERIOD-</sub> SLEW	Maximum SSC df/dt		0.75	ps/UI	3

#### Notes:

- T<sub>REFCLK-HF-RMS</sub> is measured at the far end of the test circuit illustrated in Figure 4-52 after the following filter functions have been applied.
- $\ \ \, T_{REFCLK\text{-SSC-RES}} \ and \ T_{REFCLK\text{-LF-RMS}} \ are \ measured \ after \ applying \ the \ following \ filter \ functions.$

г

3. Defined for a worst case SSC modulation profile such as Lexmark.

### 4.3.7.2.4. Data Clocked Rx Architecture

The architecture does not use Refclk at the Receiver during data recovery, but instead uses the embedded clock edge information contained in the data to directly drive the Rx CDR as shown in Figure 4-51.




Figure 4-51: Data Driving Architecture

The difference function for the above Refclk architecture is defined in the following equation:

$$X_{DC}(s) = X_1(s) * H_1(s)$$

5

10

$$H_1(s) = \left[ \frac{2s\zeta_1\omega_{n1} + \omega_{n1}^2}{s^2 + 2s\zeta_1\omega_{n1} + \omega_{n1}^2} \right]$$

Equation 5

In the data clocked Rx architecture, the amount of Refclk jitter propagated depends on the maximum PLL bandwidth (16 MHz, 3 dB of peaking). It is also the case that the Rx CDR must track the entirety of SSC, (20 ns) and the CDR must be capable of tracking SSC at a maximum slew rate corresponding to the largest df/dt SSC modulation profiles.

Table 4-17: PLL Parameters for Data Clocked Rx Architecture

Symbol	Parameter	Min	Max	Units	Comments
$\omega_1$	Tx PLL natural frequency		8.61*2π	Mrad/s	See Note 1.
$\zeta_1$	Tx PLL damping factor	0.54 (3.0 dB)	1.75 (0.5 dB)		See Notes 1 and 2.

#### Notes:

- The ω1 and ζ1 correspond to 16 MHz with 3.0 dB of peaking. Note that for the data driving architecture we cannot take advantage of the differencing function for two PLLs and must instead apply the full 0-16 MHz/3.0 dB peaking PLL transfer function. Similarly, the lack of an Rx PLL obviates the need for defining a transport delay parameter.
- 2. A minimum peaking is also specified in order to place an upper limit on the amount of energy in the rolloff of the PLL. Since  $\zeta_1$  defines both the peaking and rolloff, a minimum and maximum for  $\zeta_1$  uniquely defines the amount of BW in the rolloff region.

# 4.3.7.2.5. Refclk Compliance Parameters for Data Clocked Rx Architecture

Table 4-18 defines the Refclk jitter parameters for a Refclk in a data clocked Rx architecture.

Table 4-18: Refclk Parameters for Data Clocked Rx Architecture

Symbol	Description	Limits		Units	Note	
Зушьог	Description	Min	Max			
T <sub>REFCLK-HF-RMS</sub>	1.5 - Nyquist MHz RMS jitter after applying Equation 4-5		4.0	ps RMS	1	
T <sub>REFCLK-SSC-FULL</sub>	Full SSC modulation corresponding to +0 – 0.5%		20	ns	1	
T <sub>REFCLK-LF-RMS</sub>	10 kHz - 1.5 MHz RMS jitter		7.5	ps RMS	2	
T <sub>SSC-FREQ-DEVIATION</sub>			+0.0/-0.5	%		
T <sub>SSC-MAX-PERIOD-</sub> SLEW	Max SSC df/dt		0.75	ps/UI	3	

#### Notes:

10

- T<sub>REFCLK-HF-RMS</sub> is measured at the far end of the test circuit illustrated in Figure 4-52 after the following filter functions have been applied.
- 2. Trefclk-ssc-full and Trefclk-lf-rms are measured after applying the following filter functions.
- 3. Defined for a worst case SSC modulation profile such as Lexmark.

# 4.3.7.3. Refclk Test Setup

5

15

The test setup for the Refclk assumes that only the Refclk generator itself is present. Provision is made in the test setup to account for signal degradation that occurs between the pins of the Refclk generator and the Transmitter or Receiver in an actual system. The above described setup emulates the worst case signal degradation that is likely to occur at the pins of a PCI Express device.




Figure 4-52: Refclk Test Setup

# 4.3.7.4. Bit Rate Tolerance and Spread Spectrum Clocking

The tolerance for the Refclk is  $100 \text{ MHz} \pm 300 \text{ ppm}$ , where this number is defined with spread spectrum clocking (SSC) turned off. SSC may be implemented as a method of reducing EMI. The Refclk rate for a single source may be modulated from +0 to -5000 ppm of the nominal data rate frequency, at a modulation rate lying within a 30 kHz - 33 kHz range.

# 4.3.7.5. Separate Refclk Architecture

- It is also possible to architect a PCI Express implementation with separate Refclk sources for the Tx and Rx. Since this architecture employs two independent clock sources, the amount of jitter impinging on the Receiver is the RSS sum, rather than the difference of the PLL transfer characteristics. As a consequence, the jitter requirements for the Refclks in a separate Refclk system architecture are substantially tighter than for a common clocked Refclk Rx architecture.
  - Furthermore, it is not in general possible to guarantee interoperability between separate clock architecture components and those using other clock architectures. For example, a separate Refclk adapter will not interoperate with a root complex driving data with SSC. For this reason, this specification does not explicitly define the requirements for separate clock architecture, but instead will defer to the appropriate form factor specification.




Figure 4-53: Separate Refclk Architecture

The impact of tighter Refclk margins for the separate clock architecture may be seen by examining the phase jitter transfer equations below. Since both Refclks are independent, their phase jitter is passed through the Tx and Rx PLLs independently, and the maximum PLL BW/peaking of 16 MHz/3 dB must be assumed. Additionally, since both Tx and Rx Refclks are independent, their Rj terms add as an RSS value. Consequently, the jitter characteristics for the separate clock architecture must be considerably tighter than for the other two architectures.

$$H_{1}(s) = \left[\frac{2s\zeta_{1}\omega_{n1} + \omega_{n1}^{2}}{s^{2} + 2s\zeta_{1}\omega_{n1} + \omega_{n1}^{2}}\right] \quad H_{2}(s) = \left[\frac{2s\zeta_{2}\omega_{n2} + \omega_{n2}^{2}}{s^{2} + 2s\zeta_{2}\omega_{n2} + \omega_{n2}^{2}}\right]$$

$$X_{SC}(s) = \sqrt{\left[X_{1}(s) * H_{1}(s)\right]^{2} + \left[X_{2}(s) * H_{2}(s)\right]^{2}}$$
Equation 6



# 5. Power Management

This chapter describes PCI Express power management (PCI Express-PM) capabilities and protocols.

# 5.1. Overview

10

15

PCI Express-PM provides the following services:

- A mechanism to identify power management capabilities of a given Function
- 5 The ability to transition a Function into a certain power management state
  - ☐ Notification of the current power management state of a Function
  - ☐ The option to wakeup the system on a specific event

PCI Express-PM is compatible with the *PCI Bus Power Management Interface Specification*, *Revision 1.2*, and the *Advanced Configuration and Power Interface Specification*, *Revision 2.0*. This chapter also defines PCI Express native power management extensions. These provide additional power management capabilities beyond the scope of the *PCI Bus Power Management Interface Specification*.

PCI Express-PM defines Link power management states that a PCI Express physical Link is permitted to enter in response to either software driven D-state transitions or active state Link power management activities. PCI Express Link states are not visible directly to legacy bus driver software, but are derived from the power management state of the components residing on those Links. Defined Link states are L0, L0s, L1, L2, and L3. The power savings increase as the Link state transitions from L0 through L3.

Components may wakeup the system using a wakeup mechanism followed by a power management event (PME) Message. PCI Express systems may provide the optional auxiliary power supply (Vaux) needed for wakeup operation from states where the main power supplies are off. PCI Express-PM extends the PME mechanism defined in conventional PCI-PM as PCI Express PME Messages include the Requester ID of the requesting agent. These PME Messages are in-band TLPs routed from the requesting Function towards the Root Complex.

Another distinction of the PCI Express-PM PME mechanism is its separation of the following two PME tasks:

- ☐ Reactivation (wakeup) of the associated resources (i.e., re-establishing reference clocks and main power rails to the PCI Express components)
- ☐ Sending a PME Message to the Root Complex

5

15

20

Active State Power Management (ASPM) is an autonomous hardware-based, active state mechanism that enables power savings even when the connected components are in the D0 state. After a period of idle Link time, an ASPM Physical-Layer protocol places the idle Link into a lower power state. Once in the lower-power state, transitions to the fully operative L0 state are triggered by traffic appearing on either side of the Link. ASPM may be disabled by software. Refer to Section 5.4.1 for more information on ASPM.

# 5.1.1. Statement of Requirements

All PCI Express Functions, with the exception of Functions in a Root Complex, are required to meet or exceed the minimum requirements defined by the PCI-PM software compatible PCI Express-PM features. Root Complexes are required to participate in Link power management DLLP protocols initiated by a Downstream device. For further details, refer to Section 5.3.2.

ASPM is a required feature (L0s entry at minimum) for Root Ports, Upstream Ports, and Switch Downstream Ports. Refer to Section 5.4.1 for more information on ASPM.

# 5.2. Link State Power Management

PCI Express defines Link power management states, replacing the bus power management states that were defined by the *PCI Bus Power Management Interface Specification*. Link states are not visible to PCI-PM legacy compatible software, and are either derived from the power management D-states of the corresponding components connected to that Link or by ASPM protocols (see Section 5.4.1).

Note that the PCI Express Physical Layer may define additional intermediate states. Refer to Chapter 4 for more detail on each state and how the Physical Layer handles transitions between states.

	PC	I Express-PM defines the following Link power management states:
		L0 – Active state.
		L0 support is required for both ASPM and PCI-PM compatible power management
		All PCI Express transactions and other operations are enabled.
5		L0s – A low resume latency, energy saving "standby" state.
		L0s support is required for ASPM. It is not applicable to PCI-PM compatible power management.
		All main power supplies, component reference clocks, and components' internal PLLs must be active at all times during L0s. TLP and DLLP transmission is disabled for a Link in L0s.
10		The Physical Layer provides mechanisms for quick transitions from this state to the L0 state. When common (distributed) reference clocks are used on both sides of a Link, the transition time from L0s to L0 is typically less than 100 Symbol Times.
		It is possible for the Transmit side of one component on a Link to be in L0s while the Transmit side of the other component on the Link is in L0.
15		L1 – Higher latency, lower power "standby" state.
		L1 support is required for PCI-PM compatible power management. L1 is optional for ASPM unless specifically required by a particular form factor.
20		All main power supplies must remain active during L1. All platform-provided component reference clocks must remain active during L1, except as permitted by Clock Power Management (using CLKREQ#) when enabled. A component's internal PLLs may be shut off during L1, enabling greater power savings at a cost of increased exit latency. <sup>38</sup>
		The L1 state is entered whenever all Functions of a Downstream component on a given Link are programmed to a D-state other than D0. The L1 state also is entered if the Downstream component requests L1 entry (ASPM) and receives positive acknowledgement for the request.
25		Exit from L1 is initiated by an Upstream-initiated transaction targeting a Downstream component, or by the Downstream component's initiation of a transaction heading Upstream. Transition from L1 to L0 is typically a few microseconds.
		TLP and DLLP transmission is disabled for a Link in L1.
		L2/L3 Ready – Staging point for L2 or L3.
30		L2/L3 Ready transition protocol support is required.
35		L2/L3 Ready is a pseudo-state (corresponding to the LTSSM L2 state) that a given Link enters when preparing for the removal of power and clocks from the Downstream component or from both attached components. This process is initiated after PM software transitions a device into a D3 state, and subsequently calls power management software to initiate the removal of power and clocks. After the Link enters the L2/L3 Ready state the component(s) are ready for power
50		removal. After main power has been removed, the Link will either transition to L2 if Vaux is

 $<sup>^{38}</sup>$  For example, disabling the internal PLL may be something that is desirable when in D3<sub>hot</sub>, but not so when in D1 or D2.

provided, or it will transition to L3 if no Vaux is provided. Note that these are PM pseudostates for the Link; under these conditions, the LTSSM will in, general, operate only on main power, and so will power off with main power removal.

The L2/L3 Ready state entry transition process must begin as soon as possible following the acknowledgment of a PME\_Turn\_Off Message, (i.e., the injection of a PME\_TO\_Ack TLP). The Downstream component initiates L2/L3 Ready entry by sending a PM\_Enter\_L23 DLLP. Refer to Section 5.6 for further detail on power management system Messages.

TLP and DLLP transmission is disabled for a Link in L2/L3 Ready.

Note: Exit from L2/L3 Ready back to L0 will be through intermediate LTSSM states. Refer to Chapter 4 for detailed information.

☐ L2 – Auxiliary-powered Link, deep-energy-saving state.

L2 support is optional, and dependent upon the presence of Vaux.

A component may only consume Vaux power if enabled to do so as described in Section 5.5.1.

In L2, the component's main power supply inputs and reference clock inputs are shut off.

When in L2, any Link reactivation wakeup logic (Beacon or WAKE#), PME context, and any other "keep alive" logic is powered by Vaux.

TLP and DLLP transmission is disabled for a Link in L2.

 $\square$  L3 – Link Off state.

5

10

15

25

30

When no power is present, the component is in the L3 state.

20 □ LDn – A transitional Link Down pseudo-state prior to L0.

This pseudo-state is associated with the LTSSM states Detect, Polling, and Configuration, and, when applicable, Disabled, Loopback, and Hot Reset.

Refer to Section 4.2 for further detail relating to entering and exiting each of the L-states between L0 and L2/L3 Ready (L2.Idle from the Chapter 4 perspective). The L2 state is an abstraction for PM purposes distinguished by the presence of auxiliary power, and should not be construed to imply a requirement that the LTSSM remain active.

The electrical section specifies the electrical properties of drivers and Receivers when no power is applied. This is the L3 state but the electrical section does not refer to L3.

Figure 5-1 highlights the legitimate L-state transitions that may occur during the course of Link operation.




Figure 5-1: Link Power Management State Flow Diagram

The L1 and L2/L3\_Ready entry negotiations happen while in the L0 state. L1 and L2/L3\_Ready are entered only after the negotiation completes. Link Power Management remains in L0 until the negotiation process is completed, unless LDn occurs. Note that these states and state transitions do not correspond directly to the actions of the Physical Layer LTSSM. For example in Figure 5-1, L0 encompasses the LTSSM L0, Recovery, and, during LinkUp, Configuration states. Also, the LTSSM is typically powered by main power (not Vaux), so LTSSM will not be powered in either the L2 or the L3 state.

The following example sequence illustrates the multi-step Link state transition process leading up to entering a system sleep state:

1. System software directs all Functions of a Downstream component to D3<sub>hor</sub>.

- 2. The Downstream component then initiates the transition of the Link to L1 as required.
- 3. System software then causes the Root Complex to broadcast the PME\_Turn\_Off Message in preparation for removing the main power source.
- 4. This Message causes the subject Link to transition back to L0 in order to send it and to enable the Downstream component to respond with PME\_TO\_Ack.
  - 5. After sending the PME\_TO\_Ack, the Downstream component initiates the L2/L3 Ready transition protocol.

$$L0 \rightarrow L1 \rightarrow L0 \rightarrow L2/L3$$
 Ready

- As the following example illustrates, it is also possible to remove power without first placing all Functions into  $D3_{hor}$ :
  - 1. System software causes the Root Complex to broadcast the PME\_Turn\_Off Message in preparation for removing the main power source.
  - 2. The Downstream components respond with PME\_TO\_Ack.

3. After sending the PME\_TO\_Ack, the Downstream component initiates the L2/L3 Ready transition protocol.

$$L0 \rightarrow L2/L3$$
 Ready

The L1 entry negotiation (whether invoked via PCI-PM or ASPM mechanisms) and the L2/L3
Ready entry negotiation map to a state machine which corresponds to the actions described later in this chapter. This state machine is reset to an idle state. For a Downstream component, the first action taken by the state machine, after leaving the idle state, is to start sending the appropriate entry DLLPs depending on the type of negotiation. If the negotiation is interrupted, for example by a trip through Recovery, the state machine in both components is reset back to the idle state. For the Upstream component, this always means to go to the idle state, and wait to receive entry DLLPs. For the Downstream component, this means go to the idle state and proceed to sending entry DLLPs to restart the negotiation.

Table 5-1 summarizes each L-state, describing when they are used, and the platform and component behaviors that correspond to each.

A "Yes" entry indicates that support is required (unless otherwise noted). "On" and "Off" entries indicate the required clocking and power delivery. "On/Off" indicates an optional design choice.

Used by Platform **Platform** L-State S/W Component Platform Used by Reference Main Description Directed ASPM Internal PLL Vaux Clocks Power PM Fully active Yes (D0) Yes (D0) On On/Off On On L0 Link Standby Yes 1 On On/Off No On On L<sub>0</sub>s (D0) state Yes 2 On/Off<sup>3</sup> On/Off 7 Yes On On/Off Lower L1 power (D1-D3<sub>hot</sub>) (opt., D0) standby Yes 4 On/Off 7 On/Off Staging No On On/Off L2/L3 point for Ready power (pseudoremoval state) On <sup>6</sup> Yes 5 Low power Nο Off Off Off L2 sleep state (all clocks, main power off) Off Off Off Off Off (zero n/a n/a L3 power) Transitional Yes N/A On On On/Off On/Off LDn state (pseudopreceding state) LO

Table 5-1: Summary of PCI Express Link Power Management States

#### Notes:

<sup>1.</sup> L0s exit latency will be greatest in Link configurations with independent reference clock inputs for components connected to opposite ends of a given Link (vs. a common, distributed reference clock).

- L1 entry may be requested within ASPM protocol; however, its support is optional unless specifically required by a particular form factor.
- 3. L1 exit latency will be greatest for components that internally shut off their PLLs during this state.
- L2/L3 Ready entry sequence is initiated at the completion of the PME\_Turn\_Off/PME\_TO\_Ack
  protocol handshake. It is not directly affiliated with either a D-State transition or a transition in
  accordance with ASPM policies and procedures.
- 5. Depending upon the platform implementation, the system's sleep state may use the L2 state, transition to fully off (L3), or it may leave Links in the L2/L3 Ready state. L2/L3 Ready state transition protocol is initiated by the Downstream component following reception and TLP acknowledgement of the PME\_Turn\_Off TLP Message. While platform support for an L2 sleep state configuration is optional (depending on the availability of Vaux), component protocol support for transitioning the Link to the L2/L3 Ready state is required.
- 6. L2 is distinguished from the L3 state only by the presence of Vaux. After the completion of the L2/L3 Ready state transition protocol and before main power has been removed, the Link has indicated its readiness for main power removal.
- 7. Low-power mobile or handheld devices may reduce power by clock gating the reference clock(s) via the "clock request" (CLKREQ#) mechanism. As a result, components targeting these devices should be tolerant of the additional delays required to re-energize the reference clock during the low-power state exit.

# 5.3. PCI-PM Software Compatible Mechanisms

# 5.3.1. Device Power Management States (D-States) of a Function

PCI Express supports all PCI-PM device power management states. All Functions must support the D0 and D3 states (both D3<sub>hot</sub> and D3<sub>cold</sub>). The D1 and D2 states are optional. Refer to the PCI Bus Power Management Interface Specification, Revision 1.2 for further detail relating to the PCI-PM compatible features described in this specification. Note that where this specification defines detail that departs from the PCI Bus Power Management Interface Specification, this specification takes precedence for components and Link hierarchies.



10

# IMPLEMENTATION NOTE

# Switch and Root Port Virtual Bridge Behavior in Non-D0 States

When a Type 1 Function associated with a Switch/Root Port, a "virtual bridge", is in a non-D0 power state, it will emulate the behavior of a conventional PCI bridge in its handling of Memory, I/O, and Configuration Requests and Completions. All Memory and I/O requests flowing Downstream are terminated as Unsupported Requests. All Type 1 Configuration Requests are terminated as Unsupported Requests, however Type 0 Configuration Request handling is unaffected by the virtual bridge D state. Completions flowing either direction across the virtual bridge are unaffected by the virtual bridge D state.

Note that the handling of Messages is not affected by the PM state of the virtual bridge.

## 5.3.1.1. DO State

All Functions must support the D0 state. D0 is divided into two distinct substates, the "uninitialized" substate and the "active" substate. When a component comes out of Conventional Reset or FLR, it defaults to the D0<sub>uninitialized</sub> state. Components that are in this state will be enumerated and configured by the Hierarchy enumeration process. Following the completion of the enumeration and configuration process the Function enters the D0<sub>active</sub> state, the fully operational state for a PCI Express Function. A Function enters the D0<sub>active</sub> state whenever any single or combination of the Function's Memory Space Enable, I/O Space Enable, or Bus Master Enable bits have been enabled by system software.

### 5.3.1.2. D1 State

10

15

20

25

30

35

D1 support is optional. While in the D1 state, a Function must not initiate any Request TLPs on the Link with the exception of a PME Message as defined in Section 5.3.3. Configuration and Message Requests are the only TLPs accepted by a Function in the D1 state. All other received Requests must be handled as Unsupported Requests, and all received Completions may optionally be handled as Unexpected Completions. If an error caused by a received TLP (e.g., an Unsupported Request) is detected while in D1, and reporting is enabled, the Link must be returned to L0 if it is not already in L0 and an error message must be sent. If an error caused by an event other than a received TLP (e.g., a Completion Timeout) is detected while in D1, an error message must be sent when the Function is programmed back to the D0 state.

Note that a Function's software driver participates in the process of transitioning the Function from D0 to D1. It contributes to the process by saving any functional state (if necessary), and otherwise preparing the Function for the transition to D1. As part of this quiescence process the Function's software driver must ensure that any mid-transaction TLPs (i.e., Requests with outstanding Completions), are terminated prior to handing control to the system configuration software that would then complete the transition to D1.

### 5.3.1.3. D2 State

D2 support is optional. While in the D2 state, a Function must not initiate any Request TLPs on the Link with the exception of a PME Message as defined in Section 5.3.3. Configuration and Message requests are the only TLPs accepted by a Function in the D2 state. All other received Requests must be handled as Unsupported Requests, and all received Completions may optionally be handled as Unexpected Completions. If an error caused by a received TLP (e.g., an Unsupported Request) is detected while in D2, and reporting is enabled, the Link must be returned to L0 if it is not already in L0 and an error message must be sent. If an error caused by an event other than a received TLP (e.g., a Completion Timeout) is detected while in D2, an error message must be sent when the Function is programmed back to the D0 state. Note that a Function's software driver participates in the process of transitioning the Function from D0 to D2. It contributes to the process by saving any functional state (if necessary), and otherwise preparing the Function for the transition to D2. As part of this quiescence process the Function's software driver must ensure that any mid-transaction TLPs (i.e., Requests with outstanding Completions), are terminated prior to handing control to the system configuration software that would then complete the transition to D2.

### 5.3.1.4. D3 State

D3 support is required, (both the D3<sub>cold</sub> and the D3<sub>hot</sub> states). Functions supporting PME generation from D3 must support it for both D3<sub>cold</sub> and the D3<sub>hot</sub> states.

Functional context is required to be maintained by Functions in the D3<sub>hot</sub> state if the No\_Soft\_Reset field in the PMCSR is Set. In this case, software is not required to re-initialize the Function after a transition from D3<sub>hot</sub> to D0 (the Function will be in the D0<sub>initialized</sub> state). If the No\_Soft\_Reset bit is Clear, functional context is not required to be maintained by the Function in the D3<sub>hot</sub> state. As a result, in this case software is required to fully re-initialize the Function after a transition to D0 as the Function will be in the D0<sub>uninitialized</sub> state.

The Function will be reset if the Link state has transitioned to the L2/L3 Ready state regardless of the value of the No Soft Reset bit.



10

20

25

30

# IMPLEMENTATION NOTE

# Transitioning to L2/L3 Ready

As described in Section 5.2, transition to the L2/L3 Ready state is initiated by platform power management software in order to begin the process of removing main power and clocks from the device. As a result, it is expected that a device will transition to D3<sub>cold</sub> shortly after its Link transitions to L2/L3 Ready, making the No\_Soft\_Reset bit, which only applies to D3<sub>hot</sub>, irrelevant. While there is no guarantee of this correlation between L2/L3 Ready and D3<sub>cold</sub>, system software should ensure that the L2/L3 Ready state is entered only when the intent is to remove device main power. Device Functions, including those that are otherwise capable of maintaining functional context while in D3<sub>hot</sub> (i.e., set the No\_Soft\_Reset bit), are required to re-initialize internal state as described in Section 2.9.1 when exiting L2/L3 Ready due to the required DL\_Down status indication.

System software must allow a minimum recovery time following a  $D3_{hot} \rightarrow D0$  transition of at least 10 ms, prior to accessing the Function. This recovery time may, for example, be used by the  $D3_{hot} \rightarrow D0$  transitioning component to bootstrap any of its component interfaces (e.g., from serial ROM) prior to being accessible. Attempts to target the Function during the recovery time (including configuration request packets) will result in undefined behavior.

# 5.3.1.4.1. D3<sub>hot</sub> State

Configuration and Message requests are the only TLPs accepted by a Function in the D3<sub>hot</sub> state. All other received Requests must be handled as Unsupported Requests, and all received Completions may optionally be handled as Unexpected Completions. If an error caused by a received TLP (e.g., an Unsupported Request) is detected while in D3<sub>hot</sub>, and reporting is enabled, the Link must be returned to L0 if it is not already in L0 and an error message must be sent. If an error caused by an event other than a received TLP (e.g., a Completion Timeout) is detected while in D3<sub>hot</sub>, an error message may optionally be sent when the Function is programmed back to the D0 state. Once in

D3<sub>hot</sub> the Function can later be transitioned into D3<sub>cold</sub> (by removing power from its host component).

Note that a Function's software driver participates in the process of transitioning the Function from D0 to D3<sub>hot</sub>. It contributes to the process by saving any functional state that would otherwise be lost with removal of main power, and otherwise preparing the Function for the transition to D3<sub>hot</sub>. As part of this quiescence process the Function's software driver must ensure that any outstanding transactions (i.e., Requests with outstanding Completions), are terminated prior to handing control to the system configuration software that would then complete the transition to D3<sub>hot</sub>.

Note that D3<sub>hot</sub> is also a useful state for reducing power consumption by idle components in an otherwise running system.

Functions that are in D3<sub>hot</sub> may be transitioned by software (writing to their PMCSR PowerState field) to the  $D0_{active}$  state or the  $D0_{uninitialized}$  state. Note that the Function is not required to generate an internal hardware reset during or immediately following its transition from D3<sub>hot</sub> to D0 (see usage of the No\_Soft\_Reset bit in the PMCSR).

# 5.3.1.4.2. D3<sub>cold</sub> State

A Function transitions to the D3<sub>cold</sub> state when its main power is removed. A power-on sequence 15 with its associated cold reset transitions a Function from the  $D3_{cold}$  state to the  $D0_{uninititialized}$  state. At this point, software must perform a full initialization of the Function in order to re-establish all functional context, completing the restoration of the Function to its  $D0_{active}$  state.

Functions that support wakeup functionality from D3<sub>cold</sub> must maintain their PME context (in the PMCSR) for inspection by PME service routine software during the course of the resume process.



10

20

25

30

# IMPLEMENTATION NOTE

### PME Context

Examples of PME context include, but are not limited to, a Function's PME\_Status bit, the requesting agent's Requester ID, Caller ID if supported by a modem, IP information for IP directed network packets that trigger a resume event, etc.

A Function's PME assertion is acknowledged when system software performs a "write 1 to clear" configuration transaction to the asserting Function's PME\_Status bit of its PCI-PM compatible PMCSR.

An auxiliary power source must be used to support PME event detection within a Function, Link reactivation, and to preserve PME context from within D3<sub>cold</sub>. Note that once the I/O Hierarchy has been brought back to a fully communicating state, as a result of the Link reactivation, the waking agent then propagates a PME Message to the root of the Hierarchy indicating the source of the PME event. Refer to Section 5.3.3 for further PME specific detail.

# 5.3.2. PM Software Control of the Link Power Management State

The power management state of a Link is determined by the D-state of its Downstream component.

Table 5-2 depicts the relationships between the power state of a component (with an Upstream Port) and its Upstream Link.

Table 5-2: Relation Between Power Management States of Link and Components

Downstream Component D-State	Permissible Upstream Component D-State	Permissible Interconnect State
D0	D0	L0, L0s, L1 <sup>(1)</sup> , L2/L3 Ready
D1	D0-D1	L1, L2/L3 Ready
D2	D0-D2	L1, L2/L3 Ready
D3 <sub>hot</sub>	D0-D3 <sub>hot</sub>	L1, L2/L3 Ready
D3 <sub>cold</sub>	D0-D3 <sub>cold</sub>	L2 <sup>(2)</sup> , L3

#### Notes

5

15

20

- All components are required to support ASPM with L0s entry during idle at a minimum. The use of L1 within D0 is optional unless specifically required by a particular form factor.
- If Vaux is provided by the platform, the Link sleeps in L2. In the absence of Vaux, the L-state is L3.

The following rules relate to PCI-PM compatible power management:

- ☐ Devices in D0, D1, D2, and D3<sub>hot</sub> must respond to the receipt of a PME\_Turn\_Off Message by the transmission of a PME\_TO\_Ack Message.
- ☐ In any device D state, following the execution of a PME\_Turn\_Off/PME\_TO\_Ack handshake sequence, a Downstream component must request a Link transition to L2/L3 Ready using the PM\_Enter\_L23 DLLP. Following the L2/L3 Ready entry transition protocol the Downstream component must be ready for loss of main power and reference clock.
- The Upstream Port of a single-Function device must initiate a Link state transition to L1 based solely upon its Function being programmed to D1, D2, or D3<sub>hot</sub>. In the case of the Switch, system software bears the responsibility of ensuring that any D-state programming of a Switch's Upstream Port is done in a compliant manner with respect to hierarchy-wide PM policies (i.e., the Upstream Port cannot be programmed to a D-state that is any less active than the most active Downstream Port and Downstream connected component/Function(s)).
- The Upstream Port of a multi-Function device must not initiate a Link state transition to L1 until all of its Functions have been programmed to a non-D0 D-state.

# 5.3.2.1. Entry into the L1 State

Figure 5-2 depicts the process by which a Link transitions into the L1 state as a direct result of power management software programming the Downstream connected component into a lower power state, (either D1, D2, or D3<sub>hot</sub> state). This figure and the subsequent description outline the transition process for a single -Function Downstream component that is being programmed to a non-D0 state.




Figure 5-2: Entry into the L1 Link State

The following text provides additional detail for the Link state transition process shown in Figure 5-2.

### PM Software Request:

5

10

15

20

25

35

1. PM software sends a Configuration Write Request TLP to the Downstream Function's PMCSR to change the Downstream Function's D-state (from D0 to D1 for example).

### **Downstream Component Link State Transition Initiation Process:**

- 2. The Downstream component schedules the Completion corresponding to the Configuration Write Request to its PMCSR PowerState field and accounts for the completion credits required.
- 3. The Downstream component must then wait until it accumulates at least the minimum number of credits required to send the largest possible packet for any FC type (if it does not already have such credits). All Transaction Layer TLP scheduling is then suspended.
  - 4. The Downstream component then waits until it receives a Link Layer acknowledgement for the PMCSR Write Completion, and any other TLPs it had previously sent. The component must retransmit a TLP out of its Data Link Layer Retry buffer if required to do so by Data Link Layer rules.
  - 5. Once all of the Downstream components' TLPs have been acknowledged, the Downstream component starts to transmit PM\_Enter\_L1 DLLPs. The Downstream component sends this DLLP repeatedly with no more than four Symbol times of idle between subsequent transmissions of the PM\_Enter\_L1 DLLP. The transmission of other DLLPs and SKP Ordered Sets is permitted at any time between PM\_Enter\_L1 transmissions, and do not contribute to the four Symbol time idle limit.
    - The Downstream component continues to transmit the PM\_Enter\_L1 DLLP as described above until it receives a response from the Upstream component<sup>39</sup> (PM\_Request\_Ack).
    - The Downstream component must continue to accept TLPs and DLLPs from the Upstream component, and continue to respond with DLLPs, including FC update DLLPs and Ack/Nak DLLPs, as required. Any TLPs that are blocked from transmission (including responses to TLP(s) received) must be stored for later transmission, and must cause the Downstream component to initiate L1 exit as soon as possible following L1 entry.

### **Upstream Component Link State Transition Process:**

- 6. Upon receiving the PM\_Enter\_L1 DLLP, the Upstream component blocks the scheduling of all TLP transmissions.
  - 7. The Upstream component then must wait until it receives a Link Layer acknowledgement for the last TLP it had previously sent. The Upstream component must retransmit a TLP from its Link Layer retry buffer if required to do so by the Link Layer rules.
  - 8. Once all of the Upstream component's TLPs have been acknowledged, the Upstream component must send PM\_Request\_Ack DLLPs Downstream, regardless of any outstanding Requests. The Upstream component sends this DLLP repeatedly with no more than four Symbol times of idle between subsequent transmissions of the PM\_Request\_Ack DLLP. The

<sup>&</sup>lt;sup>39</sup> If at this point the Downstream component needs to initiate a transfer on the Link, it must first complete the transition to L1. Once in L1 it is then permitted to initiate an exit L1 to handle the transfer.

transmission of SKP Ordered Sets is permitted at any time between PM\_Request\_Ack transmissions, and does not contribute to the four Symbol time idle limit.

The Upstream component continues to transmit the PM\_Request\_Ack DLLP as described above until it observes its receive Lanes enter into the Electrical Idle state. Refer to Chapter 4 for more details on the Physical Layer behavior.

### Completing the L1 Link State Transition:

5

10

15

20

- 9. Once the Downstream component has captured the PM\_Request\_Ack DLLP on its Receive Lanes (signaling that the Upstream component acknowledged the transition to L1 request), it then disables DLLP transmission and brings the Upstream directed physical Link into the Electrical Idle state.
- 10. When the Receive Lanes on the Upstream component enter the Electrical Idle state, the Upstream component stops sending PM\_Request\_Ack DLLPs, disables DLLP transmission, and brings its Transmit Lanes to Electrical Idle completing the transition of the Link to L1.
  - When two components' interconnecting Link is in L1 as a result of the Downstream component being programmed to a non-D0 state, both components suspend the operation of their Flow Control Update and, if implemented, Update FCP Timer (see Section 2.6.1.2) counter mechanisms. Refer to Chapter 4 for more detail on the Physical Layer behavior.

Refer to Section 5.2 if the negotiation to L1 is interrupted.

Components on either end of a Link in L1 may optionally disable their internal PLLs in order to conserve more energy. Note, however, that platform supplied main power and reference clocks must continue to be supplied to components on both ends of an L1 Link.

### 5.3.2.2. Exit from L1 State

L1 exit can be initiated by the component on either end of a Link.

Upon exit from L1, it is recommended that the Downstream component send flow control update DLLPs for all enabled VCs and FC types starting within 1 µs of L1 exit.

- The physical mechanism for transitioning a Link from L1 to L0 is described in detail in Chapter 4.
  - L1 exit must be initiated by a component if that component needs to transmit a TLP on the Link. An Upstream component must initiate L1 exit on a Downstream Port even if it does not have the flow control credits needed to transmit the TLP that it needs to transmit. Following L1 exit, the Upstream component must wait to receive the needed credit from the Downstream component.
- Figure 5-3 outlines an example sequence that would trigger an Upstream component to initiate transition of the Link to the L0 state.




Figure 5-3: Exit from L1 Link State Initiated by Upstream Component

### Sequence of events:

5

15

20

- 1. Power management software initiates a configuration cycle targeting a PM configuration register (the PowerState field of the PMCSR in this example) within a Function that resides in the Downstream component (e.g., to bring the Function back to the D0 state).
- 2. The Upstream component detects that a configuration cycle is intended for a Link that is currently in a low power state, and as a result, initiates a transition of that Link into the L0 state.
  - 3. In accordance with the Chapter 4 definition, both directions of the Link enter into Link training, resulting in the transition of the Link to the L0 state. The L1 → L0 transition is discussed in detail in Chapter 4.
- 4. Once both directions of the Link are back to the active L0 state, the Upstream Port sends the configuration Packet Downstream.

# 5.3.2.3. Entry into the L2/L3 Ready State

Transition to the L2/L3 Ready state follows a process that is similar to the L1 entry process. There are some minor differences between the two that are spelled out below.

- L2/L3 Ready entry transition protocol does not immediately result in an L2 or L3 Link state. The transition to L2/L3 Ready is effectively a handshake to establish the Downstream component's readiness for power removal. L2 or L3 is ultimately achieved when the platform removes the components' power and reference clock.
- ☐ The time for L2/L3 Ready entry transition is indicated by the completion of the PME\_Turn\_Off/PME\_TO\_Ack handshake sequence. Any actions on the part of the Downstream component necessary to ready itself for loss of power must be completed prior to initiating the transition to L2/L3 Ready. Once all preparations for loss of power and clock are completed, L2/L3 Ready entry is initiated by the Downstream component by sending the PM\_Enter\_L23 DLLP Upstream.
- ☐ L2/L3 Ready entry transition protocol uses the PM\_Enter\_L23 DLLP.
- Note that the PM\_Enter\_L23 DLLPs are sent continuously until an acknowledgement is received or power is removed.

☐ Refer to Section 5.2 if the negotiation to L2/L3 Ready is interrupted.

# 5.3.3. Power Management Event Mechanisms

### 5.3.3.1. *Motivation*

5

15

25

30

The PCI Express PME mechanism is software compatible with the PME mechanism defined by the *PCI Bus Power Management Interface Specification*. Power Management Events are generated by Functions as a means of requesting a PM state change. Power Management Events are typically utilized to revive the system or an individual Function from a low power state.

Power management software may transition a Hierarchy into a low power state, and transition the Upstream Links of these devices into the non-communicating L2 state.<sup>40</sup> The PCI Express PME generation mechanism is, therefore, broken into two components:

- Waking a non-communicating Hierarchy (wakeup). This step is required only if the Upstream Link of the device originating the PME is in the non-communicating L2 state, since in that state the device cannot send a PM\_PME Message Upstream.
  - ☐ Sending a PM\_PME Message to the root of the Hierarchy

PME indications that originate from PCI Express Endpoints or PCI Express Legacy Endpoints are propagated to the Root Complex in the form of TLP messages. PM\_PME Messages identify the requesting agent within the Hierarchy (via the Requester ID of the PME Message header). Explicit identification within the PM\_PME Message is intended to facilitate quicker PME service routine response, and hence shorter resume time.

If a Root Complex Event Collector is implemented, PME indications that originate from a Root Complex Integrated Endpoint may optionally be reported in a Root Complex Event Collector residing on the same Logical Bus as the Root Complex Integrated Endpoint. The Root Complex Event Collector must explicitly declare supported Root Complex Integrated Endpoints as part of its capabilities; each Root Complex Integrated Endpoint must be associated with exactly one Root Complex Event Collector. Root Complex Event Collectors explicitly identify the logical location of the requesting agent to facilitate quicker PME service routine response.

PME indications that originate from a Root Port itself are reported through the same Root Port.

# 5.3.3.2. Link Wakeup

The Link wakeup mechanisms provide a means of signaling the platform to re-establish power and reference clocks to the components within its domain. There are two defined wakeup mechanisms: Beacon and WAKE#. The Beacon mechanism uses in-band signaling to implement wakeup functionality, and is described in Section 4.3.5.8. For components that support wakeup functionality, the form factor specification(s) targeted by the implementation determine the support requirements for the wakeup mechanism. Switch components targeting applications where Beacon

 $<sup>^{40}</sup>$  The L2 state is defined as "non-communicating" since component reference clock and main power supply are removed in that state.

is used on some Ports of the Switch and WAKE# is used for other Ports must translate the wakeup mechanism appropriately (see the implementation note entitled "Example of WAKE# to Beacon Translation" on page 310). In applications where WAKE# is the only wakeup mechanism used, the Root Complex is not required to support the receipt of Beacon.

- The WAKE# mechanism uses sideband signaling to implement wakeup functionality. WAKE# is an "open drain" signal asserted by components requesting wakeup and observed by the associated power controller. WAKE# is only defined for certain form factors, and the detailed specifications for WAKE# are included in the relevant form factor specifications. Specific form factor specifications may require the use of either Beacon or WAKE# as the wakeup mechanism.
- When WAKE# is used as a wakeup mechanism, once WAKE# has been asserted, the asserting Function must continue to drive the signal low until main power has been restored to the component as indicated by Fundamental Reset going inactive.

15

20

25

- WAKE# is not intended to be used as an input by any Endpoint, and the system is not required to route or buffer it in such a way that an Endpoint is guaranteed to be able to detect that the signal has been asserted by another Function.
- Before using any wakeup mechanism, a Function must be enabled by software to do so by setting the Function's PME\_En bit in the PMCSR. The PME\_Status bit is sticky, and Functions must maintain the value of the PME\_Status bit through reset if aux power is available and they are enabled for wakeup events (this requirement also applies to the PME Enable bit in the PMCSR and the Aux Power PM Enable bit in the Device Control register).
- Systems that allow PME generation from D3<sub>cold</sub> state must provide auxiliary power to support Link wakeup when the main system power rails are off. A component may only consume auxiliary power if software has enabled it to do so as described in Section 5.5.1. Software is required to enable auxiliary power consumption in all components that participate in Link wakeup, including all components that must propagate the Beacon signal. In the presence of legacy system software, this is the responsibility of system firmware.
- Regardless of the wakeup mechanism used, once the Link has been re-activated and trained, the requesting agent then propagates a PM\_PME Message Upstream to the Root Complex. From a power management point of view, the two wakeup mechanisms provide the same functionality, and are not distinguished elsewhere in this chapter.



# IMPLEMENTATION NOTE

## Example of WAKE# to Beacon Translation

Switch components targeting applications that connect "Beacon domains" and "WAKE# domains" must translate the wakeup mechanism appropriately. Figure 5-4 shows two example systems, each including slots that use the WAKE# wakeup mechanism. In Case 1, WAKE# is input directly to the Power Management Controller, and no translation is required. In Case 2, WAKE# is an input to the Switch, and in response to WAKE# being asserted the Switch must generate a Beacon that is propagated to the Root Complex/Power Management Controller.




Figure 5-4: Conceptual Diagrams Showing Two Example Cases of WAKE# Routing

## 5.3.3.2.1. PME Synchronization

PCI Express-PM introduces a fence mechanism that serves to initiate the power removal sequence while also coordinating the behavior of the platform's power management controller and PME handling by PCI Express agents.

## PME\_Turn\_Off Broadcast Message

Before main component power and reference clocks are turned off, the Root Complex or Switch Downstream Port must issue a broadcast Message that instructs all agents Downstream of that point within the hierarchy to cease initiation of any subsequent PM\_PME Messages, effective immediately upon receipt of the PME\_Turn\_Off Message.

Each PCI Express agent is required to respond with a TLP "acknowledgement" Message, PME\_TO\_Ack that is always routed Upstream. In all cases, the PME\_TO\_Ack Message must terminate at the PME\_Turn\_Off Message's point of origin.<sup>41</sup>

A Switch must report an "aggregate" acknowledgement only after having received PME\_TO\_Ack Messages from each of its Downstream Ports. Once a PME\_TO\_Ack Message has arrived on each Downstream Port, the Switch must then send a PME\_TO\_Ack packet on its Upstream Port. The occurrence of any one of the following must reset the aggregation mechanism: the transmission of the PME\_TO\_Ack Message from the Upstream Port, the receipt of any TLP at the Upstream Port, the removal of main power to the Switch, or Fundamental Reset.

All components with an Upstream Port must accept and acknowledge the PME\_Turn\_Off Message regardless of the D state of the associated device or any of its Functions for a multi-Function device. Once a component has sent a PME\_TO\_Ack Message, it must then prepare for removal of its power and reference clocks by initiating a transition to the L2/L3 Ready state.

A Switch must transition its Upstream Link to the L2/L3 Ready state after all of its Downstream Ports have entered the L2/L3 Ready state.

15

20

25

The Links attached to the originator of the PME\_Turn\_Off Message are the last to assume the L2/L3 Ready state. This state transition serves as an indication to the power delivery manager<sup>42</sup> that all Links within that portion of the Hierarchy have successfully retired all in flight PME Messages to the point of PME\_Turn\_Off Message origin and have performed any necessary local conditioning in preparation for power removal.

In order to avoid deadlock in the case where one or more devices do not respond with a PME\_TO\_Ack Message and then put their Links into the L2/L3 Ready state, the power manager must implement a timeout after waiting for a certain amount of time, after which it proceeds as if the Message had been received and all Links put into the L2/L3 Ready state. The recommended limit for this timer is in the range of 1 ms to 10 ms.

The power delivery manager must wait a minimum of 100 ns after observing all Links corresponding to the point of origin of the PME\_Turn\_Off Message enter L2/L3 Ready before removing the components' reference clock and main power. This requirement does not apply in the case where the above mentioned timer triggers.

<sup>&</sup>lt;sup>41</sup> Point of origin for the PME\_Turn\_Off Message could be all of the Root Ports for a given Root Complex (full platform sleep state transition), an individual Root Port, or a Switch Downstream Port.

<sup>&</sup>lt;sup>42</sup> Power delivery control within this context relates to control over the entire Link hierarchy, or over a subset of Links ranging down to a single Link and associated Endpoint for sub hierarchies supporting independently managed power and clock distribution.



10

15

25

# IMPLEMENTATION NOTE

# PME\_TO\_Ack Message Proxy by Switches

One of the PME\_Turn\_Off/PME\_TO\_Ack handshake's key roles is to ensure that all in flight PME Messages are flushed from the PCI Express fabric prior to sleep state power removal. This is guaranteed to occur because PME Messages and the PME\_TO\_Ack Messages both use the posted request queue within VC0 and so all previously injected PME Messages will be made visible to the system before the PME TO Ack is received at the Root Complex. Once all Downstream Ports of the Root Complex receive a PME\_TO\_Ack Message the Root Complex can then signal the power manager that it is safe to remove power without loss of any PME Messages.

Switches create points of hierarchical expansion and, therefore, must wait for all of their connected Downstream Ports to receive a PME\_TO\_Ack Message before they can send a PME\_TO\_Ack Message Upstream on behalf of the sub-hierarchy that it has created Downstream. This can be accomplished very simply using common score boarding techniques. For example, once a PME\_Turn\_Off broadcast Message has been broadcast Downstream of the Switch, the Switch simply checks off each Downstream Port having received a PME\_TO\_Ack. Once the last of its active Downstream Ports receives a PME\_TO\_Ack, the Switch will then send a single PME\_TO\_Ack Message Upstream as a proxy on behalf of the entire sub-hierarchy Downstream of it. Note that once a Downstream Port receives a PME\_TO\_Ack Message and the Switch has scored its arrival, the Port is then free to drop the packet from its internal queues and free up the corresponding posted request queue FC credits.

#### PM\_PME Messages 5.3.3.3.

PM\_PME Messages are posted Transaction Layer Packets (TLPs) that inform the power management software which agent within the Hierarchy requests a PM state change. PM\_PME Messages, like all other Power Management system Messages, must use the general purpose Traffic Class, TC #0.

PM\_PME Messages are always routed in the direction of the Root Complex. To send a PM\_PME Message on its Upstream Link, a device must transition the Link to the L0 state (if the Link was not in that state already). Unless otherwise noted, the device will keep the Link in the L0 state following the transmission of a PM\_PME Message.

# 5.3.3.3.1. PM\_PME "Backpressure" Deadlock Avoidance

A Root Complex is typically implemented with local buffering to store temporarily a finite number of PM\_PME Messages that could potentially be simultaneously propagating through the Hierarchy. Given a limited number of PM\_PME Messages that can be stored within the Root Complex, there can be backpressure applied to the Upstream directed posted queue in the event that the capacity of this temporary PM\_PME Message buffer is exceeded.

Deadlock can occur according to the following example scenario:

- 1. Incoming PM\_PME Messages fill the Root Complex's temporary storage to its capacity while there are additional PM\_PME Messages still in the Hierarchy making their way Upstream.
- 2. The Root Complex, on behalf of system software, issues a Configuration Read Request targeting one of the PME requester's PMCSR (e.g., reading its PME\_Status bit).
- 3. The corresponding split completion Packet is required, as per producer/consumer ordering rules, to push all previously posted PM\_PME Messages ahead of it, which in this case are PM\_PME Messages that have no place to go.
  - 4. The PME service routine cannot make progress; the PM\_PME Message storage situation does not improve.
- 10 5. Deadlock occurs.

15

20

Precluding potential deadlocks requires the Root Complex to always enable forward progress under these circumstances. This must be done by accepting any PM\_PME Messages that posted queue flow control credits allow for, and discarding any PM\_PME Messages that create an overflow condition. This required behavior ensures that no deadlock will occur in these cases; however, PM\_PME Messages will be discarded and hence lost in the process.

To ensure that no PM\_PME Messages are lost permanently, all agents that are capable of generating PM\_PME must implement a PME Service Timeout mechanism to ensure that their PME requests are serviced in a reasonable amount of time.

If after 100 ms (+ 50%/- 5%), the PME\_Status bit of a requesting agent has not yet been cleared, the PME Service Timeout mechanism expires triggering the PME requesting agent to re-send the temporarily lost PM\_PME Message. If at this time the Link is in a non-communicating state, then, prior to re-sending the PM\_PME Message, the agent must reactivate the Link as defined in Section 5.3.3.2.

### 5.3.3.4. PMF Rules

broadcast Downstream.

25	All device Functions must implement the PCI-PM Power Management Capabilities (PMC) register and the PMCSR in accordance with the PCI-PM specification. These registers reside in the PCI-PM compliant PCI Capability List format.
	• PME capable Functions must implement the PME_Status bit, and underlying functional behavior, in their PMCSR.
30	• When a Function initiates Link wakeup, or issues a PM_PME Message, it must set its PME_Status bit.
	Switches must route a PM_PME received on any Downstream Port to their Upstream Port
	On receiving a PME_Turn_Off Message, the device must block the transmission of PM_PME Messages and transmit a PME_TO_Ack Message Upstream. The component is permitted to send a PM_PME Message after the Link is returned to an L0 state through LDn.
35	Before a Link or a portion of a Hierarchy is transferred into a non-communicating state (i.e., a state from which it cannot issue a PM_PME Message), a PME_Turn_Off Message must be

# 5.3.3.5. PM\_PME Delivery State Machine

The following diagram conceptually outlines the PM\_PME delivery control state machine. This state machine determines the ability of a Link to service PME events by issuing PM\_PME immediately vs. requiring Link wakeup.




Figure 5-5: A Conceptual PME Control State Machine

### Communicating State:

- At initial power-up and associated reset, the Upstream Link enters the Communicating state
  - ☐ If PME\_Status is asserted (assuming PME delivery is enabled), a PM\_PME Message will be issued Upstream, terminating at the root of the Hierarchy. The next state is the PME Sent state
  - ☐ If a PME\_Turn\_Off Message is received, the Link enters the Non-communicating state following its acknowledgment of the Message and subsequent entry into the L2/L3 Ready state.

### Non-communicating State:

- ☐ Following the restoration of power and clock, and the associated reset, the next state is the Communicating state.
- ☐ If PME\_Status is asserted, the Link will transition to the Link Reactivation state, and activate the wakeup mechanism.

### PME Sent State

☐ If PME\_Status is cleared, the Function becomes PME Capable again. Next state is the Communicating state.

If the PME_Status bit is not Clear by the time the PME service timeout expires, a PM_PME
Message is re-sent Upstream. Refer to Section 5.3.3.3.1 for an explanation of the timeout
mechanism.

☐ If a PME Message has been issued but the PME\_Status has not been cleared by software when the Link is about to be transitioned into a messaging incapable state (a PME\_Turn\_Off Message is received), the Link transitions into Link Reactivation state after sending a PME\_TO\_Ack Message. The device also activates the wakeup mechanism.

#### Link Reactivation State

5

20

25

30

35

Following the restoration of power and clock, and the associated reset, the Link resumes a transaction-capable state. The device clears the wakeup signaling, if necessary, and issues a PM\_PME Upstream and transitions into the PME Sent state.

# Native PCI Express Power Management Mechanisms

The following sections define power management features that require new software. While the presence of these features in new PCI Express designs will not break legacy software compatibility, taking the full advantage of them requires new code to manage them.

These features are enumerated and configured using PCI Express native configuration mechanisms as described in Chapter 7 of this specification. Refer to Chapter 7 for specific register locations, bit assignments, and access mechanisms associated with these PCI Express-PM features.

# 5.4.1. Active State Power Management (ASPM)

All components other than Root Complex Integrated Endpoints are required to support the minimum requirements defined herein for Active State Link PM. This feature must be treated as being orthogonal to the PCI-PM software compatible features from a minimum requirements perspective. For example, the Root Complex is exempt from the PCI-PM software compatible features requirements; however, it must implement the minimum requirements of ASPM.

Components in the D0 state (i.e., fully active state) normally keep their Upstream Link in the active L0 state, as defined in Section 5.3.2. ASPM defines a protocol for components in the D0 state to reduce Link power by placing their Links into a low power state and instructing the other end of the Link to do likewise. This capability allows hardware-autonomous, dynamic Link power reduction beyond what is achievable by software-only controlled (i.e., PCI-PM software driven) power management.

Two low power "standby" Link states are defined for ASPM. The L0s low power Link state is optimized for short entry and exit latencies, while providing substantial power savings. If the L0s state is enabled in a device, it is required to bring any Transmit Link into L0s state whenever that Link is not in use (refer to Section 5.4.1.1.1 for details relating to the L0s invocation policy). All components must support the L0s Link state from within the D0 device state.

The L1 Link state is optimized for maximum power savings at a cost of longer entry and exit latencies. L1 reduces Link power beyond the L0s state for cases where very low power is required

and longer transition times are acceptable. ASPM support for the L1 Link state is optional unless specifically required by a particular form factor.

Each component must report its level of support for ASPM in the ASPM Support field.

Each component shall also report its L0s and L1 exit latency (the time that they require to transition from the L0s or L1 state to the L0 state). Endpoint Functions must also report the worst-case latency that they can withstand before risking, for example, internal FIFO overruns due to the transition latency from L0s or L1 to the L0 state. Power management software can use the provided information to then enable the appropriate level of ASPM.

The L0s exit latency may differ significantly if the reference clock for opposing sides of a given Link is provided from the same source, or delivered to each component from a different source. PCI Express-PM software informs each device of its clock configuration via the Common Clock Configuration bit in their Capability structure's Link Control register. This bit serves as the determining factor in the L0s exit latency value reported by the device. ASPM may be enabled or disabled by default depending on implementation specific criteria and/or the requirements of the associated form factor specification(s). Software can enable or disable ASPM using a process described in Section 5.4.1.3.1.

Power management software enables or disables ASPM in each Port of a component by programming the ASPM Control field. Note that new BIOS code can effectively enable or disable ASPM functionality even when running with a legacy operating system.



10

15

25

30

35

# IMPLEMENTATION NOTE

## Isochronous Traffic and ASPM

Isochronous traffic requires bounded service latency. ASPM may add latency to isochronous transactions beyond expected limits. A possible solution would be to disable ASPM for devices that are configured with an Isochronous Virtual Channel.

An Upstream Port with a multi-Function device may be programmed with different values in their respective Active\_PM\_En registers of each Function. The policy for such a component will be dictated by the most active common denominator among all D0 Functions according to the

fol	lowing rules:
	Functions in a non-D0 state (D1 and deeper) are ignored in determining the ASPM policy
	If any of the Functions in the D0 state has its ASPM disabled (ASPM Control field = 00b) or if at least one of the Functions in the D0 state is enabled for L0s only (ASPM Control field = 01b) and at least one other Function in the D0 state is enabled for L1 only (ASPM Control field = 10b), then ASPM is disabled for the entire component
	Else, if at least one of the Functions in the D0 state is enabled for L0s only (ASPM Control field = 01b), then ASPM is enabled for L0s only
	Else, if at least one of the Functions in the D0 state is enabled for L1 only (ASPM Control field = 10b), then ASPM is enabled for L1 only

☐ Else, ASPM is enabled for both L0s and L1 states

Note that the components must be capable of changing their behavior during runtime as device Functions enter and exit low power device states. For example, if one Function within a multi-Function device is programmed to disable ASPM, then ASPM must be disabled for that device while that Function is in the D0 state. Once the Function transitions to a non-D0 state, ASPM can be enabled to at least the L0s state if all other Functions are enabled for ASPM.

### 5.4.1.1. LOs ASPM State

All devices must support the L0s low power Link state.

Transaction Layer and Link Layer timers are not affected by a transition to the L0s state (i.e., they must follow the rules as defined in their respective chapters).



20

25

# IMPLEMENTATION NOTE

# Minimizing LOs Exit Latency

L0s exit latency depends mainly on the ability of the Receiver to quickly acquire bit and Symbol 10 synchronization. Different approaches exist for high-frequency clocking solutions which may differ significantly in their L0s exit latency, and therefore in the efficiency of ASPM. To achieve maximum power savings efficiency with ASPM, L0s exit latency should be kept low by proper selection of the clocking solution.

#### 5.4.1.1.1. Entry into the LOs State

Entry into the L0s state is managed separately for each direction of the Link. It is the responsibility 15 of each device at either end of the Link to initiate an entry into the L0s state on its transmitting Lanes.

A Port that is disabled for the L0s state must not transition its transmitting Lanes to the L0s state. It must still however be able to tolerate having its Receiver Port Lanes enter L0s, (as a result of the device at the other end bringing its transmitting Lanes into L0s state), and then later returning to the L0 state.

### L0s Invocation Policy

Ports that are enabled for L0s entry must transition their Transmit Lanes to the L0s state if the defined idle conditions (below) are met for a period of time not to exceed 7 µs. Within this time period, the policy used by the Port to determine when to enter L0s is implementation specific.

#### Definition of Idle

The definition of an "idle" Upstream Port varies with device Function category. An Upstream Port with a multi-Function device is considered idle only when all of its Functions are idle.

	An Endpoint Function or a Root Port is determined to be idle if the following conditions are met:
	□ No TLP is pending to transmit over the Link, or no FC credits are available to transmit any TLPs
	☐ No DLLPs are pending for transmission
5	A Switch Upstream Port Function is determined to be idle if the following conditions are met:
	☐ All of the Switch's Downstream Port Receive Lanes are in the L0s state
	☐ No pending TLPs to transmit, or no FC credits are available to transmit anything
	☐ No DLLPs are pending for transmission
	A Switch's Downstream Port is determined to be idle if the following conditions are met:
0	☐ The Switch's Upstream Port's Receive Lanes are in the L0s state
	☐ No pending TLPs to transmit on this Link, or no FC credits are available
	☐ No DLLPs are pending for transmission
	Refer to Section 4.2 for details on L0s entry by the Physical Layer.

### 5.4.1.1.2. Exit from the L0s State

A component with its Transmitter in L0s must initiate L0s exit when it has a TLP or DLLP to transmit across the Link. Note that a transition from the L0s Link state does not depend on the status (or availability) of FC credits. The Link must be able to reach the L0 state, and to exchange FC credits across the Link. For example, if all credits of some type were consumed when the Link entered L0s, then any component on either side of the Link must still be able to transition the Link to the L0 state when new credits need to be sent across the Link. Note that it may be appropriate for a component to anticipate the end of the idle condition and initiate L0s transmit exit; for example, when a NP request is received.

#### Downstream Initiated Exit

The Upstream Port of a component is permitted to initiate an exit from the L0s low-power state on its Transmit Link, (Upstream Port Transmit Lanes in the case of a Downstream Switch), if it needs to communicate through the Link. The component initiates a transition to the L0 state on Lanes in the Upstream direction as described in Section 4.2.

If the Upstream component is a Switch (i.e., it is not the Root Complex), then it must initiate a transition on its Upstream Port Transmit Lanes (if the Upstream Port's Transmit Lanes are in a low-power state) as soon as it detects an exit from L0s on any of its Downstream Ports.

### Upstream Initiated Exit

A Downstream Port is permitted to initiate an exit from L0s low power state on any of its Transmit Links if it needs to communicate through the Link. The component initiates a transition to the L0 state on Lanes in the Downstream direction as described in Chapter 4.

If the Downstream component contains a Switch, it must initiate a transition on all of its Downstream Port Transmit Lanes that are in L0s at that time as soon as it detects an exit from L0s

15

20

25

30

on its Upstream Port. Links that are already in the L0 state are not affected by this transition. Links whose Downstream component is in a low-power state (i.e., D1-D3<sub>hot</sub> states) are also not affected by the exit transitions.

For example, consider a Switch with an Upstream Port in L0s and a Downstream device in a D1 state. A configuration request packet travels Downstream to the Switch, intending ultimately to reprogram the Downstream device from D1 to D0. The Switch's Upstream Port Link must transition to the L0 state to allow the packet to reach the Switch. The Downstream Link connecting to the device in D1 state will not transition to the L0 state yet; it will remain in the L1 state. The captured packet is checked and routed to the Downstream Port that shares a Link with the Downstream device that is in D1. As described in Section 4.2, the Switch now transitions the Downstream Link to the L0 state. Note that the transition to the L0 state was triggered by the packet being routed to that particular Downstream L1 Link, and not by the transition of the Upstream Port's Link to the L0 state. If the packet's destination was targeting a different Downstream Link, then that particular Downstream Link would have remained in the L1 state.

### 5.4.1.2. L1 ASPM State

5

A component may optionally support the ASPM L1 state; a state that provides greater power savings at the expense of longer exit latency. L1 exit latency is visible to software, and reported via the Link Capabilities register defined in Section 7.8.6.

When supported, L1 entry is disabled by default in the ASPM Control configuration field. Software must enable ASPM L1 on the Downstream component only if it is supported by both components on a Link. Software must sequence the enabling and disabling of ASPM L1 such that the Upstream component is enabled before the Downstream component and disabled after the Downstream component.

## 5.4.1.2.1. Entry into the L1 State

An Upstream Port on a component enabled for L1 ASPM entry may initiate entry into the L1 Link state.



# IMPLEMENTATION NOTE

# Initiating L1

This specification does not dictate when a component with an Upstream Port must initiate a transition to the L1 state. The interoperable mechanisms for transitioning into and out of L1 are defined within this specification; however, the specific ASPM policy governing when to transition into L1 is left to the implementer.

One possible approach would be for the Downstream device to initiate a transition to the L1 state once the device has both its Receiver and Transmitter in the L0s state (RxL0s and TxL0s) for a set amount of time. Another approach would be for the Downstream device to initiate a transition to the L1 state once the Link has been idle in L0 for a set amount of time. This is particularly useful if L0s entry is not enabled. Still another approach would be for the Downstream device to initiate a transition to the L1 state if it has completed its assigned tasks. Note that a component's L1 invocation policy is in no way limited by these few examples.

	Three power management Messages prov	vide support for ASPM of the L1 state:
	☐ PM_ Active_State_Request_L1	(DLLP)
	☐ PM_ Request_Ack	(DLLP)
5	☐ PM_Active_State_Nak	(TLP)
	Downstream components enabled for Ascomponent on the Link.	SPM L1 entry negotiate for L1 entry with the Upstream
	A Downstream Port must accept a reque	st to enter L1 if all of the following conditions are true:
	☐ The Port supports ASPM L1 entry, a	nd ASPM L1 entry is enabled. <sup>43</sup>
)	☐ No TLP is scheduled for transmissio	n
	☐ No Ack or Nak DLLP is scheduled f	or transmission
	A Switch Upstream Port may request L1 are true:	entry on its Link provided all of the following conditions
	☐ The Upstream Port supports ASPM	L1 entry and it is enabled
5	☐ All of the Switch's Downstream Port	Links are in the L1 state (or deeper)
	☐ No pending TLPs to transmit	
	☐ No pending DLLPs to transmit	
	☐ The Upstream Port's Receiver is idle	for an implementation specific set amount of time

<sup>&</sup>lt;sup>43</sup> Software must enable ASPM L1 for the Downstream component only if it is also enabled for the Upstream component.

Note that it is legitimate for a Switch to be enabled for the ASPM L1 Link state on any of its Downstream Ports and to be disabled or not even supportive of ASPM L1 on its Upstream Port. In that case, Downstream Ports may enter the L1 Link state, but the Switch will never initiate an ASPM L1 entry transition on its Upstream Port.

5	AS	PM L1 Negotiation Rules (see Figure 5-6 and Figure 5-7)
		The Downstream component must not initiate ASPM L1 entry until it accumulates at least the minimum number of credits required to send the largest possible packet for any FC type.
10		Upon deciding to enter a low-power Link state, the Downstream component must block movement of all TLPs from the Transaction Layer to the Data Link Layer for transmission (including completion packets).
		• If any TLPs become available from the Transaction Layer for transmission during the L1 negotiation process, the transition to L1 must first be completed and then the Downstream component must initiate a return to L0. Refer to Section 5.2 if the negotiation to L1 is interrupted.
15		The Downstream component must wait until it receives a Link Layer acknowledgement for the last TLP it had previously sent (i.e., the retry buffer is empty). The component must retransmit a TLP out of its Data Link Layer Retry buffer if required by the Data Link Layer rules.
20		The Downstream component then initiates ASPM negotiation by sending a PM_Active_State_Request_L1 DLLP onto its Transmit Lanes. The Downstream component sends this DLLP repeatedly with no more than four Symbol times of idle between subsequent transmissions of the PM_Active_State_Request_L1 DLLP. The transmission of other DLLPs and SKP Ordered Sets must occur as required at any time between PM_Active_State_Request_L1 transmissions, and do not contribute to the four Symbol time idle limit. Transmission of SKP Ordered Sets during L1 entry follows the clock tolerance compensation rules in Section 4.2.7.
		The Downstream component continues to transmit the PM_Active_State_Request_L1 DLLP as described above until it receives a response from the Upstream device (see below). The Downstream component remains in this loop waiting for a response from the Upstream component.
30		• During this waiting period, the Downstream component must not initiate any Transaction Layer transfers. It must still accept TLPs and DLLPs from the Upstream component, storing for later transmission any TLP responses required. It continues to respond with DLLPs, including FC update DLLPs, as needed by the Link Layer protocol.
35		• If the Downstream component for any reason needs to transmit a TLP on the Link, it must first complete the transition to the low-power Link state. Once in a lower power Link state, the Downstream component must then initiate exit of the low-power Link state to handle the transfer. Refer to Section 5.2 if the negotiation to L1 is interrupted.
		The Upstream component must immediately (while obeying all other rules in this specification)

respond to the request with either an acceptance or a rejection of the request.

obeying all other rules in this specification) reject the request.

40

• If the Upstream component is not able to accept the request, it must immediately (while

		Refer to Section 5.2 if the negotiation to L1 is interrupted.
	Ru	les in case of rejection:
5		In the case of a rejection, the Upstream component must schedule, as soon as possible, a rejection by sending the PM_Active_State_Nak Message to the Downstream component. Once the PM_Active_State_Nak Message is sent, the Upstream component is permitted to initiate any TLP or DLLP transfers.
		If the request was rejected, the Downstream component must immediately transition its Transmit Lanes into the L0s state, provided L0s is enabled and that conditions for L0s entry are met.
10		Prior to transmitting a PM_Active_State_Request_L1 DLLP associated with a subsequent ASPM L1 negotiation sequence, the Downstream component must either enter and exit L0s on its Transmitter, or it must wait at least 10 µs from the last transmission of the PM_Active_State_Request_L1 DLLP associated with the preceding ASPM L1 negotiation. This 10 µs timer must count only time spent in the LTSSM L0 and L0s states. The timer must hold in the LTSSM Recovery state. If the Link goes down and comes back up, the timer is ignored and the component is permitted to issue new ASPM L1 request after the Link has come back up.
	AS	IMPLEMENTATION NOTE  SPM L1 Accept/Reject Considerations for the Upstream Component then the Upstream component has responded to the Downstream component's ASPM L1 request
20	witt cleares the una	h a PM_Request_Ack DLLP to accept the L1 entry request, the ASPM L1 negotiation protocol arly and unambiguously ends with the Link entering L1. However, if the Upstream component ponds with a PM_Active_State_Nak Message to reject the L1 entry request, the termination of ASPM L1 negotiation protocol is less clear. But, both components need to be designed to ambiguously terminate the protocol exchange. If this is not done, there is the risk that the two mponents will get out of sync with each other, and the results may be undefined. For example, asider the following case:
		The Downstream component requests ASPM L1 entry by transmitting a sequence of PM_Active_State_Request_L1 DLLPs.
		Due to a temporary condition, the Upstream component responds with a PM_Active_State_Nak Message to reject the L1 request.
30		The Downstream component continues to transmit the PM_Active_State_Request_L1 DLLPs for some time before it is able to respond to the PM_Active_State_Nak Message.
35		Meanwhile, the temporary condition that previously caused the Upstream component to reject the L1 request is resolved, and the Upstream component erroneously sees the continuing PM_Active_State_Request_L1 DLLPs as a new request to enter L1, and responds by transmitting PM_Request_Ack DLLPs Downstream.

At this point, the result is undefined, because the Downstream component views the L1 request as rejected and finishing, but the Upstream component views the situation as a second L1 request being accepted.

- To avoid this situation, the Downstream component needs to provide a mechanism to distinguish between one ASPM L1 request and another. The Downstream component does this by entering L0s or by waiting a minimum of 10 µs from the transmission of the last PM\_Active\_State\_Request\_L1 DLLP associated with the first ASPM L1 request before starting transmission of the PM\_Active\_State\_Request\_L1 DLLPs associated with the second request (as described above).
- If the Upstream component is capable of exhibiting the behavior described above, then it is necessary for the Upstream component to recognize the end of an L1 request sequence by detecting a transition to L0s on its Receiver or a break in the reception of PM\_Active\_State\_Request\_L1 DLLPs of 9.5 μs measured while in L0/L0s or more as a separation between ASPM L1 requests by the Downstream component.
- If there is a possibility of ambiguity, the Upstream component should reject the L1 request to avoid potentially creating the ambiguous situation outlined above.

### Rules in case of acceptance:

5

- ☐ If the Upstream component is ready to accept the request, it must block scheduling of any TLPs from the Transaction Layer. ☐ The Upstream component then must wait until it receives a Data Link Layer acknowledgement 20 for the last TLP it had previously sent. The Upstream component must retransmit a TLP if required by the Data Link Layer rules. ☐ Once all TLPs have been acknowledged, the Upstream component sends a PM\_Request\_Ack DLLP Downstream. The Upstream component sends this DLLP repeatedly with no more than four Symbol times of idle between subsequent transmissions of the PM\_Request\_Ack DLLP. 25 The transmission of SKP Ordered Sets must occur as required at any time between PM\_Request\_Ack transmissions, and do not contribute to the four Symbol time idle limit. Transmission of SKP Ordered Sets during L1 entry follows the clock tolerance compensation rules in Section 4.2.7. ☐ The Upstream component continues to transmit the PM\_Request\_Ack DLLP as described 30 above until it observes its Receive Lanes enter into the Electrical Idle state. Refer to Chapter 4 for more details on the Physical Layer behavior.
  - ☐ If the Upstream component needs, for any reason, to transmit a TLP on the Link after it sends a PM\_Request\_Ack DLLP, it must first complete the transition to the low-power state, and then initiate an exit from the low-power state to handle the transfer once the Link is back to L0. Refer to Section 5.2 if the negotiation to L1 is interrupted.
    - The Upstream component must initiate an exit from L1 in this case even if it does not have the required flow control credit to transmit the TLP(s).

- When the Downstream component detects a PM\_Request\_Ack DLLP on its Receive Lanes (signaling that the Upstream device acknowledged the transition to L1 request), the Downstream component then ceases sending the PM\_Active\_State\_Request\_L1 DLLP, disables DLLP, TLP transmission and brings its Transmit Lanes into the Electrical Idle state.
- ☐ When the Upstream component detects an Electrical Idle on its Receive Lanes (signaling that the Downstream component has entered the L1 state), it then ceases to send the PM\_Request\_Ack DLLP, disables DLLP, TLP transmission and brings the Downstream direction of the Link into the Electrical Idle state.

#### Notes:

- 1. The transaction Layer Completion Timeout mechanism is not affected by transition to the L1 state (i.e., it must keep counting).
  - 2. Flow Control Update timers are frozen while the Link is in L1 state to prevent a timer expiration that will unnecessarily transition the Link back to the L0 state.




Figure 5-6: L1 Transition Sequence Ending with a Rejection (L0s Enabled)




Figure 5-7: L1 Successful Transition Sequence

#### 5.4.1.2.2. Exit from the L1 State

Components on either end of a Link may initiate an exit from the L1 Link state.

Upon exit from L1, it is recommended that the Downstream component send flow control update DLLPs for all enabled VCs and FC types starting within 1 µs of L1 exit.

#### Downstream Component Initiated Exit

- An Upstream Port must initiate an exit from L1 on its Transmit Lanes if it needs to communicate through the Link. The component initiates a transition to the L0 state as described in Chapter 4. The Upstream component must respond by initiating a similar transition of its Transmit Lanes.
  - If the Upstream component is a Switch Downstream Port, (i.e., it is not a Root Complex Root Port), the Switch must initiate an L1 exit transition on its Upstream Port's Transmit Lanes, (if the
- Upstream Port's Link is in the L1 state), as soon as it detects the L1 exit activity on any of its Downstream Port Links. Since L1 exit latencies are relatively long, a Switch must not wait until its Downstream Port Link has fully exited to L0 before initiating an L1 exit transition on its Upstream

Port Link. Waiting until the Downstream Link has completed the L0 transition will cause a Message traveling through several Switches to experience accumulating latency as it traverses each Switch.

A Switch is required to initiate an L1 exit transition on its Upstream Port Link after no more than 1 µs from the beginning of an L1 exit transition on any of its Downstream Port Links. Refer to Section 4.2 for details of the Physical Layer signaling during L1 exit.

Consider the example in Figure 5-8. The numbers attached to each Port represent the corresponding Port's reported Transmit Lanes L1 exit latency in units of microseconds.

Links 1, 2, and 3 are all in the L1 state, and Endpoint C initiates a transition to the L0 state at time T. Since Switch B takes 32 µs to exit L1 on its Ports, Link 3 will transition to the L0 state at T+32 (longest time considering T+8 for the Endpoint C, and T+32 for Switch B).

Switch B is required to initiate a transition from the L1 state on its Upstream Port Link (Link 2) after no more than 1 µs from the beginning of the transition from the L1 state on Link 3. Therefore, transition to the L0 state will begin on Link 2 at T+1. Similarly, Link 1 will start its transition to the L0 state at time T+2.

Following along as above, Link 2 will complete its transition to the L0 state at time T+33 (since Switch B takes longer to transition and it started at time T+1). Link 1 will complete its transition to the L0 state at time T+34 (since the Root Complex takes 32 µs to transition and it started at time T+2).

Therefore, among Links 1, 2, and 3, the Link to complete the transition to the L0 state last is Link 1 with a 34 µs delay. This is the delay experienced by the packet that initiated the transition in Endpoint C.




Figure 5-8: Example of L1 Exit Latency Computation

5

10

Switches are not required to initiate an L1 exit transition on any other of their Downstream Port Links.

#### Upstream Component Initiated Exit

10

25

A Root Complex, or a Switch must initiate an exit from L1 on any of its Root Ports, or Downstream Port Links if it needs to communicate through that Link. The Switch or Root Complex must be capable of initiating L1 exit even if it does not have the flow control credits needed to transmit a given TLP. The component initiates a transition to the L0 state as described in Chapter 4. The Downstream component must respond by initiating a similar transition on its Transmit Lanes.

If the Downstream component contains a Switch, it must initiate a transition on all of its Downstream Links (assuming the Downstream Link is in an ASPM L1 state) as soon as it detects an exit from L1 state on its Upstream Port Link. Since L1 exit latencies are relatively long, a Switch must not wait until its Upstream Port Link has fully exited to L0 before initiating an L1 exit transition on its Downstream Port Links. If that were the case, a Message traveling through multiple Switches would experience accumulating latency as it traverses each Switch.

A Switch is required to initiate a transition from L1 state on all of its Downstream Port Links that are currently in L1 after no more than 1 μs from the beginning of a transition from L1 state on its Upstream Port. Refer to Section 4.2 for details of the Physical Layer signaling during L1 exit. Downstream Port Links that are already in the L0 state do not participate in the exit transition. Downstream Port Links whose Downstream component is in a low power D-state (D1-D3<sub>hot</sub>) are also not affected by the L1 exit transitions (i.e., such Links must not be transitioned to the L0 state).

### 5.4.1.3. ASPM Configuration

All Functions must implement the following configuration bits in support of ASPM. Refer to Chapter 7 for configuration register assignment and access mechanisms.

Each component reports its level of support for ASPM in the ASPM Support field below. All components must support transition to the L0s Link state. Support for transition to the L1 Link state while in  $D0_{active}$  state is optional unless specifically required by a particular form factor.

Field Description

ASPM Support 00b – Reserved 01b – L0s supported 10b – Reserved 11b – L0s and L1 supported

Table 5-3: Encoding of the ASPM Support Field

Each component reports the source of its reference clock in its Slot Clock Configuration bit located in its Capability structure's Link Status register.

Table 5-4: Description of the Slot Clock Configuration Bit

Bit	Description
Slot Clock Configuration	This bit indicates that the component uses the same physical reference clock that the platform provides on the connector. If the component uses an independent clock irrespective of the presence of a reference on the connector, this bit must be clear. For Root and Switch Downstream Ports, this bit, when set, indicates that the Downstream Port is using the same reference clock as the Downstream component or the slot. For Switch and Bridge Upstream Ports, this bit when set, indicates that the Upstream Port is using the same reference clock that the platform provides. Otherwise it is clear.

Each component must support the Common Clock Configuration bit in their Capability structure's Link Status register. Software writes to this register bit to indicate to the device whether it is sharing the same clock source as the device on the other end of the Link.

Table 5-5: Description of the Common Clock Configuration Bit

Bit	Description
Common Clock Configuration	This bit when set indicates that this component and the component at the opposite end of the Link are operating with a common clock source. A value of 0b indicates that this component and the component at the opposite end of the Link are operating with separate reference clock sources. Default value of this bit is 0b. Components utilize this common clock configuration information to report the correct L0s and L1 Exit Latencies.

Each Port reports the L0s and L1 exit latency (the time that they require to transition their Receive Lanes from the L0s or L1 state to the L0 state) in the L0s Exit Latency and the L1 Exit Latency configuration fields, respectively.

If L1 state is not supported for ASPM (as reported in the ASPM Support field), the L1 Exit latency field is ignored.

Table 5-6: Encoding of the L0s Exit Latency Field

Field	Description
L0s Exit Latency	000b – Less than 64 ns
	001b – 64 ns to less than 128 ns
	010b – 128 ns to less than 256 ns
	011b – 256 ns to less than 512 ns
	100b – 512 ns to less than 1 μs
	101b – 1 μs to less than 2 μs
	110b – 2 μs to 4 μs
	111b – More than 4 μs

Table 5-7: Encoding of the L1 Exit Latency Field

Field	Description
L1 Exit Latency	000b – Less than 1 μs
	001b – 1 μs to less than 2 μs
	010b – 2 μs to less than 4 μs
	011b – 4 μs to less than 8 μs
	100b – 8 μs to less than 16 μs
	101b – 16 μs to less than 32 μs
	110b – 32 μs to 64 μs
	111b – More than 64 μs

Endpoints also report the additional latency that they can absorb due to the transition from L0s state or L1 state to the L0 state. This is reported in the Endpoint L0s Acceptable Latency and Endpoint L1 Acceptable Latency fields, respectively.

Power management software, using the latency information reported by all components in the Hierarchy, can enable the appropriate level of ASPM by comparing exit latency for each given path from root to Endpoint against the acceptable latency that each corresponding Endpoint can withstand.

Table 5-8: Encoding of the Endpoint L0s Acceptable Latency Field

Field	Description
Endpoint L0s	000b – Maximum of 64 ns
Acceptable Latency	001b – Maximum of 128 ns
	010b – Maximum of 256 ns
	011b – Maximum of 512 ns
	100b – Maximum of 1 μs
	101b – Maximum of 2 μs
	110b – Maximum of 4 μs
	111b – No limit

Table 5-9: Encoding of the Endpoint L1 Acceptable Latency Field

Field	Description
Endpoint L1	000b – Maximum of 1 μs
Acceptable Latency	001b – Maximum of 2 μs
	010b – Maximum of 4 μs
	011b – Maximum of 8 μs
	100b – Maximum of 16 μs
	101b – Maximum of 32 μs
	110b – Maximum of 64 μs
	111b – No limit

Power management software enables or disables ASPM in each component by programming the ASPM Control field.

Table 5-10: Encoding of the ASPM Control Field

Field	Description
ASPM Control	00b – Disabled
	01b – L0s Entry Enabled
	10b – L1 Entry Enabled
	11b – L0s and L1 Entry enabled

#### ASPM Control = 00b

Port must not bring a Link into L0s state.

Ports connected to the Downstream end of the Link must not issue a PM\_Active\_State\_Request\_L1 DLLP on its Upstream Link.

Ports connected to the Upstream end of the Link receiving a L1 request must respond with negative acknowledgement.

#### ASPM Control = 01b

10 Port must bring a Link into L0s state if all conditions are met.

Ports connected to the Downstream end of the Link must not issue a PM\_Active\_State\_Request\_L1 DLLP on its Upstream Link.

Ports connected to the Upstream end of the Link receiving a L1 request must respond with negative acknowledgement.

#### 15 ASPM Control = 10b

Port's Transmitter must not enter L0s

Ports connected to the Downstream end of the Link may issue PM\_Active\_State\_Request\_L1 DLLPs.

Ports connected to the Upstream end of the Link must respond with positive acknowledgement to a
L1 request and transition into L1 if the conditions for Root Complex Root Port or Switch
Downstream Port in Section 5.4.1.2.1 are met.

#### ASPM Control = 11b

Port must bring a Link into the L0s state if all conditions are met.

Ports connected to the Downstream end of the Link may issue PM\_Active\_State\_Request\_L1 DLLPs.

Ports connected to the Upstream end of the Link must respond with positive acknowledgement to a L1 request and transition into L1 if the conditions for Root Complex Root Port or Switch Downstream Port in Section 5.4.1.2.1 are met.

#### 5.4.1.3.1. Software Flow for Enabling or Disabling ASPM

Following is an example software algorithm that highlights how to enable or disable ASPM in a component. PCI Express components power up with an appropriate value in their Slot Clock Configuration bit. The method by which they initialize this bit is device-specific 5 ☐ PCI Express system software scans the Slot Clock Configuration bit in the components on both ends of each Link to determine if both are using the same reference clock source or reference clocks from separate sources. If the Slot Clock Configuration bits in both devices are Set, they are both using the same reference clock source, otherwise they're not. ☐ PCI Express software updates the Common Clock Configuration bits in the components on both ends of each Link to indicate if those devices share the same reference clock and triggers 10 Link retraining by writing 1b to the Retrain Link bit in the Link Control register of the Upstream component. Devices must reflect the appropriate L0s/L1 exit latency in their L0s/L1 Exit Latency register bits, per the setting of the Common Clock Configuration bit. PCI Express system software then reads and calculates the L0s/L1 exit latency for each 15 Endpoint based on the latencies reported by each Port. Refer to Section 5.4.1.2.2 for an example. ☐ For each component with one or more Endpoint Functions, PCI Express system software examines the Endpoint L0s/L1 Acceptable Latency, as reported by each Endpoint Function in its Link Capabilities register, and enables or disables L0s/L1 entry (via the ASPM Control bits in 20 the Link Control register) accordingly in some or all of the intervening device Ports on that

## 5.5. Auxiliary Power Support

## 5.5.1. Auxiliary Power Enabling

hierarchy.

25

30

The PCI-PM specification requires that a Function must support PME generation in order to consume the maximum allowance of auxiliary current (375 mA vs. 20 mA). However, there are instances where Functions need to consume power even if they are "PME Disabled," or PME incapable by design. One example is a component with its system management mode active during a system low power state.

PCI Express PM provides a new Aux Power PM Enable bit in the Device Control register that provides the means for enabling a Function to draw the maximum allowance of auxiliary current independent of its level of support for PME generation.

A Function requests aux power allocation by specifying a non-zero value in the Aux\_Current field of the PMC register. Refer to Chapter 7 for the Aux Power PM Enable register bit assignment, and access mechanism.

Legacy PCI-PM software is unaware of this new bit and will only be able to enable aux current to a given Function based on the Function's reported PME support, the Aux\_Current field value, and the Function's PME Enable bit.

Allocation of aux power using Aux Power PM Enable is determined as follows:

#### Aux Power PM Enable = 1b:

Aux power is allocated as requested in the Aux\_Current field of the PMC register, independent of the PME\_En bit in the PMSCR. The PME\_En bit still controls the ability to master PME.

Aux Power PM Enable = 0b:

10

15

Aux power allocation is controlled by the PME\_En bit as defined in the *PCI Bus Power Management Interface Specification*.

The Aux Power PM Enable bit is sticky (see Section 7.4) so its state is preserved in the  $D3_{cold}$  state, and is not affected by the transitions from the  $D3_{cold}$  state to the  $D0_{Uninitilaized}$  state.

Typically, aux power is required to support the Beacon wakeup mechanism, and components supporting Beacon must not consume aux power unless enabled by software to do so. To enable finer granularity of power consumption, Root Ports and Switch Ports should support independent control of aux power consumption for each Port. However, it is permitted to logically OR the aux power enables for multiple Ports and to combine the aux power control for those Ports so long as the combined aux power consumption does not exceed the sum of the amounts enabled by software.

# 5.6. Power Management System Messages and DLLPs

Table 5-11 defines the location of each PM packet in the PCI Express stack.

**Packet Type** DLLP PM Enter L1 PM Enter L23 DLLP PM Active State Request L1 DLLP PM Request Ack DLLP PM Active State Nak Transaction Layer Message PM PME Transaction Layer Message PME\_Turn\_Off Transaction Layer Message PME\_TO\_Ack Transaction Layer Message

Table 5-11: Power Management System Messages and DLLPs

For information on the structure of the power management DLLPs, refer to Section 3.4.

Power management Messages follow the general rules for all Messages. Message fields follow the following rules:

☐ Length field is reserved.

#### PCI EXPRESS BASE SPECIFICATION, REV. 2.0

Attribute field must be set to the default values (all 0's).
Address field is reserved.
Requester ID – see Table 2-15 in Section 2.2.8.2.
Traffic Class field must use the default class (TC0).



## 6. System Architecture

This chapter addresses various aspects of PCI Express interconnect architecture in a platform context.

## 6.1. Interrupt and PME Support

The PCI Express interrupt model supports two mechanisms:

	T3 7/17		
- 1 - 1	l INTx	amıı	lation
_	$1 1 1 1 \mathbf{A}$	CIIIu	lauoi.

15

20

25

☐ Message Signaled Interrupt (MSI/MSI-X)

For legacy compatibility, PCI Express provides a PCI INTx emulation mechanism to signal interrupts to the system interrupt controller (typically part of the Root Complex). This mechanism is compatible with existing PCI software, and provides the same level and type of service as the corresponding PCI interrupt signaling mechanism and is independent of system interrupt controller specifics. This legacy compatibility mechanism allows boot device support without requiring complex BIOS-level interrupt configuration/control service stacks. It virtualizes PCI physical interrupt signals by using an in-band signaling mechanism.

In addition to PCI INTx compatible interrupt emulation, PCI Express requires support of MSI or MSI-X or both. The PCI Express MSI and MSI-X mechanisms are compatible with those defined in the PCI Local Bus Specification, Revision 3.0.

## 6.1.1. Rationale for PCI Express Interrupt Model

PCI Express takes an evolutionary approach from PCI with respect to interrupt support.

As required for PCI/PCI-X interrupt mechanisms, each device Function is required to differentiate between INTx (legacy) and MSI (native) modes of operation. The device complexity required to support both schemes is no different than that for PCI/PCI-X devices. The advantages of this approach include:

Compatibility with existing PCI Software Models
Direct support for boot devices

■ Easier End of Life (EOL) for INTx legacy mechanisms.

Existing software model is used to differentiate legacy (INTx) vs. MSI modes of operation; thus, no special software support is required for PCI Express.

### 6.1.2. PCI Compatible INTx Emulation

PCI Express supports the PCI interrupts as defined in the PCI Local Bus Specification, Revision 3.0 including the Interrupt Pin and Interrupt Line registers of the PCI Configuration Space for PCI device Functions. PCI Express devices support these registers for backwards compatibility; actual interrupt signaling uses in-band Messages rather than being signaled using physical pins.

Two types of Messages are defined, Assert\_INTx and Deassert\_INTx, for emulation of PCI INTx signaling, where x is A, B, C, and D for respective PCI interrupt signals. These Messages are used to provide "virtual wires" for signaling interrupts across a Link. Switches collect these virtual wires and present a combined set at the Switch's Upstream Port. Ultimately, the virtual wires are routed to the Root Complex which maps the virtual wires to system interrupt resources. Devices must use assert/de-assert Messages in pairs to emulate PCI interrupt level-triggered signaling. Actual mapping of PCI Express INTx emulation to system interrupts is implementation specific as is mapping of physical interrupt signals in conventional PCI.

The legacy INTx emulation mechanism may be deprecated in a future version of this specification.

#### 6.1.3. INTx Emulation Software Model

The software model for legacy INTx emulation matches that of PCI. The system BIOS reporting of chipset/platform interrupt mapping and the association of each device Function's interrupt with PCI interrupt lines is handled in exactly the same manner as with conventional PCI systems. Legacy software reads from each device Function's Interrupt Pin register to determine if the Function is interrupt driven. A value between 01 and 04 indicates that the Function uses an emulated interrupt pin to generate an interrupt.

Note that similarly to physical interrupt signals, the INTx emulation mechanism may potentially cause spurious interrupts that must be handled by the system software.

## 6.1.4. Message Signaled Interrupt (MSI/MSI-X) Support

MSI/MSI-X interrupt support, which is optional for PCI 3.0 devices, is required for PCI Express devices. All PCI Express device Functions that are capable of generating interrupts must support MSI or MSI-X or both. The MSI and MSI-X mechanisms deliver interrupts by performing memory write transactions. MSI and MSI-X are edge-triggered interrupt mechanisms; neither the *PCI Local Bus Specification*, *Revision 3.0* nor this specification support level-triggered MSI/MSI-X interrupts. Certain PCI devices and their drivers rely on INTx-type level-triggered interrupt behavior (addressed by the PCI Express legacy INTx emulation mechanism). To take advantage of the MSI or MSI-X capability and edge-triggered interrupt semantics, these devices and their drivers may have to be redesigned.

15

25



## MPLEMENTATION NOTE

#### Per Vector Masking with MSI/MSI-X

Devices and drivers that use MSI or MSI-X have the challenge of coordinating exactly when new interrupt messages are generated. If hardware fails to send an interrupt message that software expects, an interrupt event might be "lost." If hardware sends an interrupt message that software is not expecting, a "spurious" interrupt might result.

Per-Vector Masking (PVM) is an architected feature for MSI and MSI-X that can be used to assist in this coordination. For example, when a software interrupt service routine begins, it can mask the vector to help avoid "spurious" interrupts. After the interrupt service routine services all the interrupt conditions that it is aware of, it can unmask the vector. If any interrupt conditions remain, hardware is required to generate a new interrupt message, guaranteeing that no interrupt events are 10

PVM is a standard feature with MSI-X and an optional feature for MSI. For devices that implement MSI, implementing PVM as well is highly recommended.

A Legacy Endpoint that implements MSI is required to support either the 32-bit or 64-bit Message Address version of the MSI Capability structure. A PCI Express Endpoint that implements MSI is required to support the 64-bit Message Address version of the MSI Capability structure.

The Requester of an MSI/MSI-X transaction must set the No Snoop and Relaxed Ordering attributes of the Transaction Descriptor to 0b.

Note that, unlike INTx emulation Messages, MSI/MSI-X transactions are not restricted to TC0 traffic class.



15

25

## IMPLEMENTATION NOTE

## Synchronization of Data Traffic and Message Signaled Interrupts

MSI/MSI-X transactions are permitted to use the TC that is most appropriate for the device's programming model. This is generally the same TC as is used to transfer data; for legacy I/O, TC0 should be used.

If a device uses more than one TC, it must explicitly ensure that proper synchronization is maintained between data traffic and interrupt Message(s) not using the same TC. Methods for ensuring this synchronization are implementation specific. One option is for a device to issue a zero-length Read (as described in Section 2.2.5) using each additional TC used for data traffic prior to issuing the MSI/MSI-X transaction. Other methods are also possible. Note, however, that platform software (e.g., a device driver) is generally only capable of issuing transactions using TC0.

### 6.1.5. PME Support

PCI Express supports power management events from native PCI Express devices as well as PME-capable PCI devices.

PME signaling is accomplished using an in-band Transaction Layer PME Message (PM\_PME) as described in Chapter 5.

#### 6.1.6. Native PME Software Model

PCI Express-aware software can enable a mode where the Root Complex signals PME via an interrupt. When configured for native PME support, a Root Port receives the PME Message and sets the PME Status bit in its Root Status register. If software has set the PME Interrupt Enable bit in the Root Control register to 1b, the Root Port then generates an interrupt.

If the Root Port is enabled for level-triggered interrupt signaling using the INTx messages, the virtual INTx wire must be asserted whenever and as long as all of the following conditions are satisfied:

The Interrupt Disable bit in the Command register is set to 0b.

The PME Interrupt Enable bit in the Root Control register is set to 1b.

The PME Status bit in the Root Status register is set.

Note that all other interrupt sources within the same Function will assert the same virtual INTx wire when requesting service.

If the Root Port is enabled for edge-triggered interrupt signaling using MSI or MSI-X, an interrupt message must be sent every time the logical AND of the following conditions transitions from FALSE to TRUE:

20	☐ The associated vector is unmasked (not applicable if MSI does not support PVM).
	☐ The PME Interrupt Enable bit in the Root Control register is set to 1b.
	☐ The PME Status bit in the Root Status register is set.

Note that PME and Hot-Plug Event interrupts (when both are implemented) always share the same MSI or MSI-X vector, as indicated by the Interrupt Message Number field in the PCI Express Capabilities register.

The software handler for this interrupt can determine which device sent the PME Message by reading the PME Requester ID field in the Root Status register in a Root Port. It dismisses the interrupt by writing a 1b to the PME Status bit in the Root Status register. Refer to Section 7.8.13 for more details.

Root Complex Event Collectors provide support for the above described functionality for Root Complex Integrated Endpoints.

15

## 6.1.7. Legacy PME Software Model

5

25

Legacy software, however, will not understand this mechanism for signaling PME. In the presence of legacy system software, the system power management logic in the Root Complex receives the PME Message and informs system software through an implementation specific mechanism. The Root Complex may utilize the Requester ID in the PM\_PME to inform system software which device caused the power management event.

Because it is delivered by a Message, PME has edge-triggered semantics in PCI Express, which differs from the level-triggered PME mechanism used for conventional PCI. It is the responsibility of the Root Complex to abstract this difference from system software to maintain compatibility with conventional PCI systems.

## 6.1.8. Operating System Power Management Notification

In order to maintain compatibility with non-PCI Express-aware system software, system power management logic must be configured by firmware to use the legacy mechanism of signaling PME by default. PCI Express-aware system software must notify the firmware prior to enabling native, interrupt-based PME signaling. In response to this notification, system firmware must, if needed, reconfigure the Root Complex to disable legacy mechanisms of signaling PME. The details of this firmware notification are beyond the scope of this specification, but since it will be executed at system run-time, the response to this notification must not interfere with system software. Therefore, following control handoff to the operating system, firmware must not write to available system memory or any PCI Express resources (e.g., Configuration Space structures) owned by the operating system.

## 6.1.9. PME Routing Between PCI Express and PCI Hierarchies

PME-capable conventional PCI and PCI-X devices assert the PME# pin to signal a power management event. The PME# signal from PCI devices may either be converted to a PCI Express in-band PME Message by a PCI Express-PCI Bridge or routed directly to the Root Complex.

If the PME# signal from a PCI device is routed directly to the Root Complex, it signals system software using the same mechanism used in present PCI systems. A Root Complex may optionally provide support for signaling PME from PCI devices to system software via an interrupt. In this scenario, it is recommended for the Root Complex to detect the Bus, Device and Function Number of the PCI device that asserted PME#, and use this information to fill in the PME Requester ID field in the Root Port that originated the hierarchy containing the PCI device. If this is not possible, the Root Complex may optionally write the Requester ID of the Root Port to this field.

Because Root Complex Integrated Endpoints are not contained in any of the hierarchy domains originated by Root Ports, these Endpoints signal system software of a PME using the same mechanism used in present PCI systems. A Root Complex Event Collector, if implemented, enables the PCI Express Native PME model for Root Complex Integrated Endpoints.

## 6.2. Error Signaling and Logging

In this document, errors which must be checked and errors which may optionally be checked are identified. Each such error is associated either with the Port or with a specific device (or Function in a multi-Function device), and this association is given along with the description of the error. This section will discuss how errors are classified and reported.

## 6.2.1. Scope

- This section explains the error signaling and logging requirements for PCI Express components. This includes errors which occur on the PCI Express interface itself and those errors which occur on behalf of transactions initiated on PCI Express. This section does not focus on errors which occur within the component that are unrelated to a particular PCI Express transaction. This type of error signaling is better handled through proprietary methods employing device-specific interrupts.
- PCI Express defines two error reporting paradigms: the baseline capability and the Advanced Error Reporting Capability. The baseline error reporting capabilities are required of all PCI Express devices and define the minimum error reporting requirements. The Advanced Error Reporting Capability is defined for more robust error reporting and is implemented with a specific PCI Express Capability structure (refer to Chapter 7 for a definition of this optional capability). This section explicitly calls out all error handling differences between the baseline and the Advanced Error Reporting Capability.

All PCI Express devices support existing, non-PCI Express-aware, software for error handling by mapping PCI Express errors to existing PCI reporting mechanisms, in addition to the PCI Express-specific mechanisms.

#### 6.2.2. Error Classification

PCI Express errors can be classified as two types: Uncorrectable errors and Correctable errors. This classification separates those errors resulting in functional failure from those errors resulting in degraded performance. Uncorrectable errors can further be classified as Fatal or Non-Fatal (see Figure 6-1).




Figure 6-1: Error Classification

Classification of error severity as Fatal, Uncorrectable, and Correctable provides the platform with mechanisms for mapping the error to a suitable handling mechanism. For example, the platform might choose to respond to correctable errors with low priority, performance monitoring software. Such software could count the frequency of correctable errors and provide Link integrity information. On the other hand, a platform designer might choose to map Fatal errors to a system-wide reset. It is the decision of the platform designer to map these PCI Express severity levels onto platform level severities.

#### 6.2.2.1. Correctable Errors

5

10

15

20

Correctable errors include those error conditions where hardware can recover without any loss of information. Hardware corrects these errors and software intervention is not required. For example, an LCRC error in a TLP that might be corrected by Data Link Level Retry is considered a correctable error. Measuring the frequency of Link-level correctable errors may be helpful for profiling the integrity of a Link.

Correctable errors also include transaction-level cases where one agent detects an error with a TLP, but another agent is responsible for taking any recovery action if needed, such as re-attempting the operation with a separate subsequent transaction. The detecting agent can be configured to report the error as being correctable since the recovery agent may be able to correct it. If recovery action is indeed needed, the recovery agent must report the error as uncorrectable if the recovery agent decides not to attempt recovery.

#### 6.2.2.2. Uncorrectable Errors

Uncorrectable errors are those error conditions that impact functionality of the interface. There is no mechanism defined in this specification to correct these errors. Reporting an uncorrectable error is analogous to asserting SERR# in PCI/PCI-X. For more robust error handling by the system, this specification further classifies uncorrectable errors as Fatal and Non-fatal.

#### 6.2.2.2.1. Fatal Errors

Fatal errors are uncorrectable error conditions which render the particular Link and related hardware unreliable. For Fatal errors, a reset of the components on the Link may be required to return to reliable operation. Platform handling of Fatal errors, and any efforts to limit the effects of these errors, is platform implementation specific.

#### 6.2.2.2. Non-Fatal Errors

Non-fatal errors are uncorrectable errors which cause a particular transaction to be unreliable but the Link is otherwise fully functional. Isolating Non-fatal from Fatal errors provides Requester/Receiver logic in a device or system management software the opportunity to recover from the error without resetting the components on the Link and disturbing other transactions in progress. Devices not associated with the transaction in error are not impacted by the error.

## 6.2.3. Error Signaling

There are three complementary mechanisms which allow the agent detecting an error to alert the system or another device that an error has occurred. The first mechanism is through a Completion Status, the second method is with in-band error Messages, and the third is with Error Forwarding (also known as data poisoning).

Note that it is the responsibility of the agent detecting the error to signal the error appropriately.

Section 6.2.6 describes all the errors and how the hardware is required to respond when the error is detected.

## 6.2.3.1. Completion Status

The Completion Status field in the Completion header indicates that the associated Request failed (see Section 2.2.9). This is one method of error reporting which enables the Requester to associate an error with a specific Request. In other words, since Non-Posted Requests are not considered complete until after the Completion returns, the Completion Status field gives the Requester an opportunity to "fix" the problem at some higher level protocol (outside the scope of this specification). For example, if a Read is issued to prefetchable Memory Space and the Completion returns with a Unsupported Request Completion Status, perhaps due to a temporary condition, the Requester may choose to reissue the Read Request without side effects. Note that from a PCI Express point of view, the reissued Read Request is a distinct Request, and there is no relationship (on PCI Express) between the initial Request and the reissued Request.

20

### 6.2.3.2. Error Messages

15

Error Messages are sent to the Root Complex for reporting the detection of errors according to the severity of the error.

Error messages that originate from PCI Express or Legacy Endpoints are sent to corresponding Root Ports. Errors that originate from a Root Port itself are reported through the same Root Port.

If a Root Complex Event Collector is implemented, errors that originate from a Root Complex Integrated Endpoint may optionally be sent to the corresponding Root Complex Event Collector. Errors that originate from a Root Complex Integrated Endpoint are reported in a Root Complex Event Collector residing on the same Logical Bus as the Root Complex Integrated Endpoint. The Root Complex Event Collector must explicitly declare supported Root Complex Integrated Endpoints as part of its capabilities; each Root Complex Integrated Endpoint must be associated with exactly one Root Complex Event Collector.

When multiple errors of the same severity are detected, the corresponding error Messages may be merged for different errors of the same severity. At least one error Message must be sent for detected errors of each severity level. Note, however, that the detection of a given error in some cases will preclude the reporting of certain errors. Refer to Section 6.2.3.2.3.

ERR\_COR

This Message is issued when the Function or Device detects a correctable error on the PCI Express interface. Refer to Section 6.2.2.1 for the definition of a correctable error.

ERR\_NONFATAL

This Message is issued when the Function or Device detects a Nonfatal, uncorrectable error on the PCI Express interface. Refer to Section 6.2.2.2.2 for the definition of a Non-fatal, uncorrectable error.

ERR\_FATAL

This Message is issued when the Function or Device detects a Fatal, uncorrectable error on the PCI Express interface. Refer to Section 6.2.2.2.1 for the definition of a Fatal, uncorrectable error.

Table 6-1: Error Messages

For these Messages, the Root Complex identifies the initiator of the Message by the Requester ID of the Message header. The Root Complex translates these error Messages into platform level events.



## IMPLEMENTATION NOTE

#### Use of ERR\_COR, ERR\_NONFATAL, and ERR\_FATAL

In the 1.0 and 1.0a specifications, a given error was either correctable, non-fatal, or fatal. Assuming signaling was enabled, correctable errors were always signaled with ERR\_COR, non-fatal errors were always signaled with ERR\_NONFATAL, and fatal errors were always signaled with ERR\_FATAL.

In subsequent specifications that support Role-Based Error Reporting, non-fatal errors are sometimes signaled with ERR\_NONFATAL, sometimes signaled with ERR\_COR, and sometimes not signaled at all, depending upon the role of the agent that detects the error and whether the agent implements AER (see Section 6.2.3.2.4). On some platforms, sending ERR\_NONFATAL will preclude another agent from attempting recovery or determining the ultimate disposition of the error. For cases where the detecting agent is not the appropriate agent to determine the ultimate disposition of the error, a detecting agent with AER can signal the non-fatal error with ERR\_COR, which serves as an advisory notification to software. For cases where the detecting agent is the appropriate one, the agent signals the non-fatal error with ERR\_NONFATAL.

For a given uncorrectable error that's normally non-fatal, if software wishes to avoid continued hierarchy operation upon the detection of that error, software can configure detecting agents that implement AER to escalate the severity of that error to fatal. A detecting agent (if enabled) will always signal a fatal error with ERR\_FATAL, regardless of the agent's role.

Software should recognize that a single transaction can be signaled by multiple agents using different types of error Messages. For example, a poisoned TLP might be signaled by intermediate Receivers with ERR\_COR, while the ultimate destination Receiver might signal it with ERR\_NONFATAL.

## 6.2.3.2.1. Uncorrectable Error Severity Programming (Advanced Error Reporting)

For device Functions implementing the Advanced Error Reporting Capability, the Uncorrectable Error Severity register allows each uncorrectable error to be programmed to Fatal or Non-Fatal. Uncorrectable errors are not recoverable using defined PCI Express mechanisms. However, some platforms or devices might consider a particular error fatal to a Link or device while another platform considers that error non-fatal. The default value of the Uncorrectable Error Severity register serves as a starting point for this specification but the register can be reprogrammed if the device driver or platform software requires more robust error handling.

Baseline error handling does not support severity programming.

20

#### 6.2.3.2.2. Masking Individual Errors

Section 6.2.6 lists all the errors governed by this specification and describes when each of the above error Messages are issued. The transmission of these error Messages by class (correctable, non-fatal, fatal) is enabled using the Reporting Enable fields of the Device Control register (see Section 7.8.4) or the SERR# Enable bit in the PCI Command register (see Section 7.5.1.1).

- For devices implementing the Advanced Error Reporting Capability the Uncorrectable Error Mask register and Correctable Error Mask register allows each error condition to be masked independently. If Messages for a particular class of error are not enabled by the combined settings in the Device Control register and the PCI Command register, then no Messages of that class will be sent regardless of the values for the corresponding mask register.
- If an individual error is masked when it is detected, its error status bit is still affected, but no error reporting Message is sent to the Root Complex, and the Header Log and First Error Pointer registers are unmodified.

#### 6.2.3.2.3. Error Pollution

15

20

Error pollution can occur if error conditions for a given transaction are not isolated to the most significant occurrence. For example, assume the Physical Layer detects a Receiver Error. This error is detected at the Physical Layer and an error is reported to the Root Complex. To avoid having this error propagate and cause subsequent errors at upper layers (for example, a TLP error at the Data Link Layer), making it more difficult to determine the root cause of the error, subsequent errors which occur for the same packet will not be reported by the Data Link or Transaction layers. Similarly, when the Data Link Layer detects an error, subsequent errors which occur for the same packet will not be reported by the Transaction Layer. This behavior applies only to errors that are associated with a particular packet – other errors are reported for each occurrence.

For errors detected in the Transaction layer, it is permitted and recommended that no more than one error be reported for a single received TLP, and that the following precedence (from highest to lowest) be used:

25	☐ Receiver Overflow
	☐ Flow Control Protocol Error
	☐ ECRC Check Failed
	☐ Malformed TLP
	☐ Unsupported Request (UR), Completer Abort (CA), or Unexpected Completion <sup>44</sup>
30	☐ Poisoned TLP Received
	The Completion Timeout error is not in the above precedence list, since it is not detected by processing a received TLP.

<sup>&</sup>lt;sup>44</sup> These are mutually exclusive errors, so their relative order does not matter.

Here's an example of the rationale behind the precedence list. If an ECRC Check fails for a given TLP, the entire contents of the TLP including its header is potentially corrupt, so it makes little sense to report errors like Malformed TLP or Unsupported Request detected with the TLP.

#### 6.2.3.2.4. Advisory Non-Fatal Error Cases

In some cases the detector of a non-fatal error is not the most appropriate agent to determine whether the error is recoverable or not, or if it even needs any recovery action at all. For example, if software attempts to perform a configuration read from a non-existent device or Function, the resulting UR Status in the Completion will signal the error to software, and software does not need for the Completer in addition to signal the error by sending an ERR\_NONFATAL Message. In fact, on some platforms, signaling the error with ERR\_NONFATAL results in a System Error, which breaks normal software probing.

"Advisory Non-Fatal Error" cases are predominantly determined by the role of the detecting agent (Requester, Completer, or Receiver) and the specific error. In such cases, an agent with AER signals the non-fatal error (if enabled) by sending an ERR\_COR Message as an advisory to software, instead of sending ERR\_NONFATAL. An agent without AER sends no Error Message for these cases, since software receiving ERR\_COR would be unable to distinguish Advisory Non-Fatal Error cases from the correctable error cases used to assess Link integrity.

Following are the specific cases of Advisory Non-Fatal Errors. Note that multiple errors from the same or different error classes (correctable, non-fatal, fatal) may be present with a single TLP. For example, an unexpected Completion might also be poisoned. Refer to Section 6.2.3.2.3 for requirements and recommendations on reporting multiple errors. For the previous example, it is recommended that "Unexpected Completion" be reported, and that "Poisoned TLP Received" not be reported.

If software wishes for an agent with AER to handle what would normally be an Advisory Non-Fatal Error case as being more serious, software can escalate the severity of the uncorrectable error to fatal, in which case the agent (if enabled) will signal the error with ERR\_FATAL.

## 6.2.3.2.4.1. Completer Sending a Completion with UR/CA Status

A Completer generally sends a Completion with an Unsupported Request or Completer Abort (UR/CA) Status to signal a uncorrectable error for a Non-Posted Request. If the severity of the UR/CA error is non-fatal, the Completer must handle this case as an Advisory Non-Fatal Error. A Completer with AER signals the non-fatal error (if enabled) by sending an ERR\_COR Message. A Completer without AER sends no Error Message for this case.

10

15

20

25

<sup>&</sup>lt;sup>45</sup> If the Completer is returning data in a Completion, and the data is bad or suspect, the Completer is permitted to signal the error using the Error Forwarding (Data Poisoning) mechanism instead of handling it as a UR or CA.

<sup>&</sup>lt;sup>46</sup> An ACS Violation error with a Non-Posted Request also results in the Completer sending a Completion with CA Status. If the severity of the ACS Violation error is non-fatal, the Completer must also handle this case as an Advisory Non-Fatal Error.

<sup>&</sup>lt;sup>47</sup> If the severity is fatal, the error is not an Advisory Non-Fatal Error, and must be signaled (if enabled) with ERR\_FATAL.

Even though there was an uncorrectable error for this specific transaction, the Completer must handle this case as an Advisory Non-Fatal Error, since the Requester upon receiving the Completion with UR/CA Status is responsible for reporting the error (if necessary) using a Requester-specific mechanism (see Section 6.2.3.2.5).

#### 6.2.3.2.4.2. Intermediate Receiver

20

25

- When a Receiver that's not serving as the ultimate PCI Express destination for a TLP detects<sup>48</sup> a non-fatal error with the TLP, this "intermediate" Receiver must handle this case as an Advisory Non-Fatal Error.<sup>49</sup> A Receiver with AER signals the error (if enabled) by sending an ERR\_COR Message. A Receiver without AER sends no Error Message for this case. An exception to the intermediate Receiver case for Root Complexes (RCs) is noted below.
- An example where the intermediate Receiver case occurs is a Switch that detects poison or bad ECRC in a TLP that it is routing. Even though this was an uncorrectable (but non-fatal) error at this point in the TLP's route, the intermediate Receiver handles it as an Advisory Non-Fatal Error, so that the ultimate Receiver of the TLP (i.e., the Completer for a Request TLP, or the Requester for a Completion TLP) is not precluded from handling the error more appropriately according to its error settings. For example, a given Completer that detects poison in a Memory Write Request might have the error masked (and thus go unsignaled), whereas a different Completer in the same hierarchy might signal that error with ERR\_NONFATAL.
  - If an RC detects a non-fatal error with a TLP it normally would forward peer-to-peer between Root Ports, but the RC does not support propagating the error related information (e.g., a TLP Digest, EP bit, or equivalent) with the forwarded transaction, the RC must signal the error (if enabled) with ERR\_NONFATAL and also must not forward the transaction. An example is an RC needing to forward a poisoned TLP peer-to-peer between Root Ports, but the RC's internal fabric does not support poison indication.

### 6.2.3.2.4.3. Ultimate PCI Express Receiver of a Poisoned TLP

When a poisoned TLP is received by its ultimate PCI Express destination, if the severity is non-fatal and the Receiver deals with the poisoned data in a manner that permits continued operation, the Receiver must handle this case as an Advisory Non-Fatal Error.<sup>51</sup> A Receiver with AER signals the error (if enabled) by sending an ERR\_COR Message. A Receiver without AER sends no Error Message for this case. Refer to Section 2.7.2.2 for special rules that apply for poisoned Memory Write Requests.

An example is a Root Complex that receives a poisoned Memory Write TLP that targets host memory. If the Root Complex propagates the poisoned data along with its indication to host

<sup>&</sup>lt;sup>48</sup> If the Receiver does not implement ECRC Checking or ECRC Checking is not enabled, the Receiver will not detect an ECRC Check Failed error.

<sup>&</sup>lt;sup>49</sup> If the severity is fatal, the error is not an Advisory Non-Fatal Error, and must be signaled (if enabled) with ERR\_FATAL.

<sup>&</sup>lt;sup>50</sup> See Section 2.7.2.2 for special rules that apply for poisoned Memory Write Requests.

<sup>&</sup>lt;sup>51</sup> If the severity is fatal, the error is not an Advisory Non-Fatal Error, and must be signaled (if enabled) with ERR\_FATAL.

memory, it signals the error (if enabled) with an ERR\_COR. If the Root Complex does not propagate the poison to host memory, it signals the error (if enabled) with ERR\_NONFATAL.

Another example is a Requester that receives a poisoned Memory Read Completion TLP. If the Requester propagates the poisoned data internally or handles the error like it would for a Completion with UR/CA Status, it signals the error (if enabled) with an ERR\_COR. If the Requester does not handle the poison in a manner that permits continued operation, it signals the error (if enabled) with ERR NONFATAL.

#### 6.2.3.2.4.4. Requester with Completion Timeout

When the Requester of a Non-Posted Request times out while waiting for the associated Completion, the Requester is permitted to attempt to recover from the error by issuing a separate subsequent Request. The Requester is permitted to attempt recovery zero, one, or multiple (finite) times, but must signal the error (if enabled) with an uncorrectable error Message if no further recovery attempt will be made.

If the severity of the Completion Timeout is non-fatal, and the Requester elects to attempt recovery by issuing a new request, the Requester must first handle the current error case as an Advisory Non-Fatal Error.<sup>52</sup> A Requester with AER signals the error (if enabled) by sending an ERR\_COR Message. A Requester without AER sends no Error Message for this case.

Note that automatic recovery by the Requester from a Completion Timeout is generally possible only if the Non-Posted Request has no side-effects, but may also depend upon other considerations outside the scope of this specification.

### 6.2.3.2.4.5. Receiver of an Unexpected Completion

When a Receiver receives an unexpected Completion and the severity of the Unexpected Completion error is non-fatal, the Receiver must handle this case as an Advisory Non-Fatal Error<sup>53</sup>. A Receiver with AER signals the error (if enabled) by sending an ERR\_COR Message. A Receiver without AER sends no Error Message for this case.

If the unexpected Completion was a result of misrouting, the Completion Timeout mechanism at the associated Requester will trigger eventually, and the Requester may elect to attempt recovery. Interference with Requester recovery can be avoided by having the Receiver of the unexpected Completion handle the error as an Advisory Non-Fatal Error.

10

<sup>&</sup>lt;sup>52</sup> If the severity is fatal, the error is not an Advisory Non-Fatal Error, and must be signaled (if enabled) with ERR\_FATAL. The Requester is strongly discouraged from attempting recovery since sending ERR\_FATAL will often result in the entire hierarchy going down.

<sup>&</sup>lt;sup>53</sup> If the severity is fatal, the error is not an Advisory Non-Fatal Error, and must be signaled (if enabled) with ERR\_FATAL.

#### 6.2.3.2.5. Requester Receiving a Completion with UR/CA Status

When a Requester receives back a Completion with a UR/CA Status, generally the Completer has handled the error as an Advisory Non-Fatal Error, assuming the error severity was non-fatal at the Completer (see Section 6.2.3.2.4.1). The Requester must determine if any error recovery action is necessary, what type of recovery action to take, and whether or not to report the error.

If the Requester needs to report the error, the Requester must do so solely through a Requesterspecific mechanism. For example, many devices have an associated device driver that can report errors to software. As another important example, the Root Complex on some platforms returns all 1's to software if a Configuration Read Completion has a UR/CA Status.

The Requester is not permitted to report the error using PCI Express logging and error Message signaling.

## 6.2.3.3. Error Forwarding (Data Poisoning)

Error Forwarding, also known as data poisoning, is indicated by setting the EP field in a TLP. Refer to Section 2.7.2. This is another method of error reporting in PCI Express that enables the Receiver of a TLP to associate an error with a specific Request or Completion. Unlike the Completion Status mechanism, Error Forwarding can be used with either Requests or Completions that contain data. In addition, "intermediate" Receivers along the TLP's route, not just the Receiver at the ultimate destination, are required to detect and report (if enabled) receiving the poisoned TLP. This can help software determine if a particular Switch along the path poisoned the TLP.

## 6.2.4. Error Logging

10

15

20

25

Section 6.2.6 lists all the errors governed by this specification and for each error, the logging requirements are specified. Device Functions that do not support the Advanced Error Reporting Capability log only the Device Status register bits indicating that an error has been detected. Note that some errors are also reported using the reporting mechanisms in the PCI compatible (Type 00h and 01h) configuration registers. Section 7.5 describes how these register bits are affected by the different types of error conditions described in this section.

For device Functions supporting the Advanced Error Reporting Capability, each of the errors in Table 6-2, Table 6-3, and Table 6-4 corresponds to a particular bit in the Uncorrectable Error Status register or Correctable Error Status register. These registers are used by software to determine more precisely which error and what severity occurred. For specific Transaction Layer errors the associated TLP header is recorded in the Header Log register if the error is the first uncorrectable error detected (corresponding to the setting of the First Error Pointer register).

In a multi-Function device, PCI Express errors that are not related to any specific Function within the device, are logged in the corresponding status and logging registers of all Functions in that device.

The following PCI Express errors are not Function-specific:

- ☐ All Physical Layer errors
- ☐ All Data Link Layer errors
- ☐ These Transaction Layer errors:
  - ECRC Fail

5

10

15

20

- UR, when caused by no Function claiming a TLP
- Receiver Overflow
- Flow Control Protocol Error
- Malformed TLP
- Unexpected Completion, when caused by no Function claiming a Completion

On the detection of one of these errors, a multi-Function device should generate at most one error reporting Message of a given severity, where the Message must report the Requester ID of a Function of the device that is enabled to report that specific type of error. If no Function is enabled to send a reporting Message, the device does not send a reporting Message. If all reporting-enabled Functions have the same severity level set for the error, only one error Message is sent. If all reporting-enabled Functions do not have the same severity level set for the error, one error Message for each severity level is sent. Software is responsible for scanning all Functions in a multi-Function device when it detects one of those errors.

## 6.2.4.1. Root Complex Considerations (Advanced Error Reporting)

#### 6.2.4.1.1. Error Source Identification

In addition to the above logging, a Root Port or Root Complex Event Collector that supports the Advanced Error Reporting Capability is required to implement the Error Source Identification register, which records the Requester ID of the first ERR\_NONFATAL/ERR\_FATAL (uncorrectable errors) and ERR\_COR (correctable errors) Messages received by the Root Port or Root Complex Event Collector. System software written to support Advanced Error Reporting can use the Root Error Status register to determine which fields hold valid information.

If a Root Complex Event Collector is implemented, errors from a Root Complex Integrated Endpoint may optionally be reported in a Root Complex Event Collector residing on the same Logical Bus as the Root Complex Integrated Endpoint. The Root Complex Event Collector must explicitly declare supported Root Complex Integrated Endpoints as part of its capabilities. Each Root Complex Integrated Endpoint must be associated with exactly one Root Complex Event Collector.

For both Root Ports and Root Complex Event Collectors, in order for a received error Message or an internally generated error Message to be recorded in the Root Error Status register and the Error Source Identification register, the error Message must be "transmitted." Refer to Section 6.2.8.1 for

information on how received Messages are forwarded and transmitted. Internally generated error Messages are enabled for transmission with the SERR# Enable bit in the Command register (ERR\_NONFATAL and ERR\_FATAL) or the Reporting Enable bits in the Device Control register (ERR\_COR, ERR\_NONFATAL, and ERR\_FATAL).

#### 6.2.4.1.2. Interrupt Generation

15

20

25

30

- The Root Error Command register allows further control of Root Complex response to Correctable, Non-Fatal, and Fatal error Messages than the basic Root Complex capability to generate system errors in response to error Messages. Bit fields enable or disable generation of interrupts for the three types of error Messages. System error generation in response to error Messages may be disabled via the PCI Express Capability structure.
- If a Root Port or Root Complex Event Collector is enabled for level-triggered interrupt signaling using the INTx messages, the virtual INTx wire must be asserted whenever and as long as all of the following conditions are satisfied:
  - ☐ The Interrupt Disable bit in the Command register is set to 0b.
  - At least one Error Reporting Enable bit in the Root Error Command register and its associated error Messages Received bit in the Root Error Status register are both set to 1b.

Note that all other interrupt sources within the same Function will assert the same virtual INTx wire when requesting service.

If a Root Port or Root Complex Event Collector is enabled for edge-triggered interrupt signaling using MSI or MSI-X, an interrupt message must be sent every time the logical AND of the following conditions transitions from FALSE to TRUE:

- The associated vector is unmasked (not applicable if MSI does not support PVM).
- At least one Error Reporting Enable bit in the Root Error Command register and its associated error Messages Received bit in the Root Error Status register are both set to 1b.

Note that Advanced Error Reporting MSI/MSI-X interrupts always use the vector indicated by the Advanced Error Interrupt Message Number field in the Root Error Status register.

# 6.2.4.2. Multiple Error Handling (Advanced Error Reporting Capability)

For the Advanced Error Reporting Capability, the Uncorrectable Error Status register and Correctable Error Status register accumulate the collection of errors which occur on that particular PCI Express interface. The bits remain set until explicitly cleared by software or reset. Since multiple bits might be set in the Uncorrectable Error Status register, the First Error Pointer register points to the unmasked uncorrectable error that occurred first. The First Error Pointer register is valid when the corresponding bit of the Uncorrectable Error Status register is set. The First Error Pointer value is not meaningful when the corresponding bit of the Uncorrectable Error Status register is not set, or is an unimplemented or undefined bit. For errors which require header logging, the Header Log register loaded according to the same rules as the First Error Pointer

register (such that the Header Log register will correspond to the error indicated in the First Error Pointer register, when the First Error Pointer register is valid).

Since the First Error Pointer and Header Log registers are only loaded for the first occurrence of an uncorrectable error, it is important that software services these registers in a timely manner, to limit the risk of missing this information for subsequent errors.

### 6.2.4.3. Advisory Non-Fatal Error Logging

Section 6.2.3.2.4 describes Advisory Non-Fatal Error cases, under which an agent with AER detecting an uncorrectable error of non-fatal severity signals the error (if enabled) using ERR\_COR instead of ERR\_NONFATAL. For the same cases, an agent without AER sends no Error Message. The remaining discussion in this section is in the context of agents that do implement AER.

- For Advisory Non-Fatal Error cases, since an uncorrectable error is signaled using the correctable Error Message, control/status/mask bits involving both uncorrectable and correctable errors apply. Figure 6-2 shows a flowchart of the sequence. Following are some of the unique aspects for logging Advisory Non-Fatal Errors.
- First, the uncorrectable error needs to be of severity non-fatal, as determined by the associated bit in the Uncorrectable Error Severity register. If the severity is fatal, the error does not qualify as an Advisory Non-Fatal Error, and will be signaled (if enabled) with ERR\_FATAL.
  - Next, the specific error case needs to be one of the Advisory Non-Fatal Error cases documented in Section 6.2.3.2.4. If not, the error does not qualify as an Advisory Non-Fatal Error, and will be signaled (if enabled) with an uncorrectable Error Message.
- Next, the Advisory Non-Fatal Error Status bit is set in the Correctable Error Status register to indicate the occurrence of the advisory error, and the Advisory Non-Fatal Error Mask bit in the Correctable Error Mask register is checked to determine whether to proceed further with logging and signaling.
- If the Advisory Non-Fatal Error Mask bit is clear, logging proceeds by setting the "corresponding" bit in the Uncorrectable Error Status register, based upon the specific uncorrectable error that's being reported as an advisory error. If the "corresponding" uncorrectable error bit in the Uncorrectable Error Mask register is clear, the First Error Pointer and Header Log registers are updated to log the error, assuming they are not still "occupied" by a previous unserviced error.
- Finally, an ERR\_COR Message is sent if the Correctable Error Reporting Enable bit is set in the Device Control register.

# 6.2.5. Sequence of Device Error Signaling and Logging Operations

Figure 6-2 shows the sequence of operations related to signaling and logging of errors detected by a device.




Figure 6-2: Flowchart Showing Sequence of Device Error Signaling and Logging Operations

## 6.2.6. Error Message Controls

Error Messages have a complex set of associated control and status bits. Figure 6-3 provides a conceptual summary in the form of a pseudo logic diagram for how error Messages are generated, logged, forwarded, and ultimately notified to the system. Not all logged status bits are shown. The logic gates shown in this diagram are intended for conveying general concepts, and not for direct implementation.




Figure 6-3: Pseudo Logic Diagram for Error Message Controls

## 6.2.7. Error Listing and Rules

Table 6-2 and Table 6-3 list all of the PCI Express errors that are defined by this specification. Each error is listed with a short-hand name, how the error is detected in hardware, the default severity of the error, and the expected action taken by the agent which detects the error. These actions form the rules for PCI Express error reporting and logging.

The Default Severity column specifies the default severity for the error without any software reprogramming. For device Functions supporting the Advanced Error Reporting Capability, the uncorrectable errors are programmable to Fatal or Non-fatal with the Error Severity register. Device Functions without Advanced Error Reporting Capability use the default associations and are not reprogrammable.

Table 6-2: Physical Layer Error List

Error Name	Error Type	Detecting Agent Action <sup>54</sup>	References
Receiver	Correctable	Receiver:	Section 4.2.1.3
Error		Send ERR_COR to Root	Section 4.2.2
		Complex.	Section 4.2.4.6
			Section 4.2.6

Table 6-3: Data Link Layer Error List

Error Name	Error Type (Default Severity)	Detecting Agent Action <sup>54</sup>	References
Bad TLP		Receiver:	Section 3.5.3.1
		Send ERR_COR to Root Complex.	
Bad DLLP		Receiver:	Section 3.5.2.1
	Correctable	Send ERR_COR to Root Complex.	
Replay	Correctable	Transmitter:	Section 3.5.2.1
Timeout		Send ERR_COR to Root Complex.	
REPLAY		Transmitter:	Section 3.5.2.1
NUM Rollover		Send ERR_COR to Root Complex.	
Data Link Layer Protocol Error	Uncorrectable (Fatal)	If checking, send ERR_FATAL to Root Complex.	Section 3.5.2.1

<sup>&</sup>lt;sup>54</sup> For these tables, detecting agent action is given as if all enable bits are set to "enable" and, for Advanced Error Handling, mask bits are disabled and severity bits are set to their default values. Actions must be modified according to the actual settings of these bits.

Error Name	Error Type (Default Severity)	Detecting Agent Action <sup>54</sup>	References
Surprise Down		If checking, send ERR_FATAL to Root Complex.	Section 3.5.2.1

Table 6-4: Transaction Layer Error List

Error Name	Error Type (Default Severity)	Detecting Agent Action <sup>54</sup>	References
Poisoned TLP Received	Uncorrectable (Non-Fatal)	Receiver: Send ERR_NONFATAL to Root Complex or ERR_COR for the Advisory Non-Fatal Error cases described in Sections 6.2.3.2.4.2 and 6.2.3.2.4.3.	Section 2.7.2.2
		Log the header of the Poisoned TLP. <sup>55</sup>	
ECRC Check Failed		Receiver (if ECRC checking is supported):	Section 2.7.1
		Send ERR_NONFATAL to Root Complex or ERR_COR for the Advisory Non-Fatal Error case described in Section 6.2.3.2.4.2.	
		Log the header of the TLP that encountered the ECRC error.	
Unsupported		Request Receiver:	Section 2.2.8.6, Section 2.3.1,
Request (UR)		Send ERR_NONFATAL to Root Complex or ERR_COR for the Advisory Non-Fatal Error case described in Section 6.2.3.2.4.1.	Section 2.3.2, Section 2.7.2.2., Section 2.9.1, Section 5.3.1, Section 6.2.3.1, Section 6.2.6, Section 6.2.8.1, Section 6.5.7, Section 7.3.1, Section 7.3.3, Section 7.5.1.1, Section 7.5.1.2
		Log the header of the TLP that caused the error.	

<sup>&</sup>lt;sup>55</sup> Advanced Error Handling only.

Error Name	Error Type (Default Severity)	Detecting Agent Action <sup>54</sup>	References
Completion		Requester:	Section 2.8
Timeout		Send ERR_NONFATAL to Root Complex or ERR_COR for the Advisory Non-Fatal Error case described in Section 6.2.3.2.4.4.	
Completer		Completer:	Section 2.3.1
Abort		Send ERR_NONFATAL to Root Complex or ERR_COR for the Advisory Non-Fatal Error case described in Section 6.2.3.2.4.1.	
		Log the header of the Request that encountered the error.	
Unexpected		Receiver:	Section 2.3.2
Completion		Send ERR_COR to Root Complex. This is an Advisory Non-Fatal Error case described in Section 6.2.3.2.4.5.	
		Log the header of the Completion that encountered the error.	
ACS		Receiver (if checking):	
Violation		Send ERR_NONFATAL to Root Complex.	
		Log the header of the Request TLP that encountered the error.	
Receiver	l la come et el e	Receiver (if checking):	Section 2.6.1.2
Overflow	Uncorrectable (Fatal)	Send ERR_FATAL to Root Complex.	
Flow Control		Receiver (if checking):	Section 2.6.1
Protocol Error		Send ERR_FATAL to Root Complex.	

Error Name	Error Type (Default Severity)	Detecting Agent Action <sup>54</sup>	References
Malformed TLP		Receiver: Send ERR_FATAL to Root Complex. Log the header of the TLP that encountered the error.	Section 2.2.2, Section 2.2.3, Section 2.2.5, Section 2.2.7, Section 2.2.8.1, Section 2.2.8.2, Section 2.2.8.3, Section 2.2.8.4, Section 2.2.8.5, Section 2.2.9, Section 2.3, Section 2.3.1, Section 2.3.1.1, Section 2.3.2, Section 2.5, Section 2.5.3, Section 2.6.1, Section 2.6.1.2, Section 6.3.2

For all errors listed above, the appropriate status bit(s) must be set upon detection of the error. For Unsupported Request (UR), additional detection and reporting enable bits apply (see Section 6.2.5).



## IMPLEMENTATION NOTE

### Device UR Reporting Compatibility with Legacy and 1.0a Software

With 1.0a device Functions that do not implement Role-Based Error Reporting<sup>56</sup>, the Unsupported Request Reporting Enable bit in the Device Control register, when clear, prevents the Function from sending any error Message to signal a UR error. With Role-Based Error Reporting Functions, if the SERR# Enable bit in the Command register is set, the Function is implicitly enabled<sup>57</sup> to send ERR\_NONFATAL or ERR\_FATAL messages to signal UR errors, even if the Unsupported Request Reporting Enable bit is clear. This raises a backward compatibility concern with software (or firmware) written for 1.0a devices.

With software/firmware that sets the SERR# Enable bit but leaves the Unsupported Request Reporting Enable and Correctable Error Reporting Enable bits clear, a Role-Based Error Reporting Function that encounters a UR error will send no error Message if the Request was non-posted, and will signal the error with ERR\_NONFATAL if the Request was posted. The behavior with nonposted Requests supports PC-compatible Configuration Space probing, while the behavior with posted Requests restores error reporting compatibility with PCI and PCI-X, avoiding the potential in this area for silent data corruption. Thus, Role-Based Error Reporting devices are backward compatible with envisioned legacy and 1.0a software and firmware.

<sup>&</sup>lt;sup>56</sup> As indicated by the Role-Based Error Reporting bit in the Device Capabilities register. See Section 7.8.3.

<sup>&</sup>lt;sup>57</sup> Assuming the Unsupported Request Error Mask bit is not set in the Uncorrectable Error Mask register if the device implements AER.

### 6.2.7.1. Conventional PCI Mapping

10

15

20

25

In order to support conventional PCI driver and software compatibility, PCI Express error conditions, where appropriate, must be mapped onto the PCI Status register bits for error reporting.

In other words, when certain PCI Express errors are detected, the appropriate PCI Status register bit is set alerting the error to legacy PCI software. While the PCI Express error results in setting the PCI Status register, clearing the PCI Status register will not result in clearing bits in the Uncorrectable Error Status register and Correctable Error Status register. Similarly, clearing bits in the Uncorrectable Error Status register and Correctable Error Status register will not result in clearing the PCI Status register.

The PCI command register has bits which control PCI error reporting. However, the PCI Command register does not affect the setting of the PCI Express error register bits.

## 6.2.8. Virtual PCI Bridge Error Handling

Virtual PCI Bridge configuration headers are associated with each PCI Express Port in a Root Complex or a Switch. For these cases, PCI Express error concepts require appropriate mapping to the PCI error reporting structures.

## 6.2.8.1. Error Message Forwarding and PCI Mapping for Bridge - Rules

In general, a TLP is either passed from one side of the Virtual PCI Bridge to the other, or is handled at the ingress side of the Bridge according to the same rules which apply to the ultimate recipient of a TLP. The following rules cover PCI Express specific error related cases. Refer to Section 6.2.6 for a conceptual summary of Error Message Controls.

- ☐ If a Request does not address a space mapped to either the Bridge's internal space, or to the egress side of the Bridge, the Request is terminated at the ingress side as an Unsupported Request
- Poisoned TLPs are forwarded according to the same rules as non-Poisoned TLPs
  - When forwarding a Poisoned TLP from Primary to Secondary:
    - the Receiving side must set the Detected Parity Error bit in the Status register
    - ♦ the Transmitting side must set the Master Data Parity Error bit in the Secondary Status register if the Parity Error Response Enable bit in the Bridge Control register is set
    - When forwarding a Poisoned TLP from Secondary to Primary:
      - the Receiving side must set the Detected Parity Error bit in the Secondary Status register
      - ♦ the Transmitting side must set the Master Data Parity Error bit in the Status register if the Parity Error Response bit in the Command register is set

5	ERR_COR, ERR_NONFATAL, and ERR_FATAL are forwarded from the secondary interface to the primary interface, if the SERR# Enable bit in the Bridge Control register is set. A Bridge forwarding an error Message must not set the corresponding Error Detected bit in the Device Status register. Transmission of forwarded error Messages by the primary interface is controlled by multiple bits, as shown in Figure 6-3.
10	For a Root Port, error Messages forwarded from the secondary interface to the primary interface must be enabled for "transmission" by the primary interface in order to cause a System Error via the Root Control register or (when the Advanced Error Reporting Capability is present) reporting via the Root Error Command register and logging in the Root Error Status register and Error Source Identification register.
15	For a Root Complex Event Collector (technically not a Bridge), error Messages "received" from associated Root Complex Integrated Endpoints must be enabled for "transmission" in order to cause a System Error via the Root Control register or (when the Advanced Error Reporting Capability is present) reporting via the Root Error Command register and logging in the Root Error Status register and Error Source Identification register.

## 6.3. Virtual Channel Support

## 6.3.1. Introduction and Scope

The Virtual Channel mechanism provides a foundation for supporting differentiated services within the PCI Express fabric. It enables deployment of independent physical resources that together with traffic labeling are required for optimized handling of differentiated traffic. Traffic labeling is supported using Transaction Class TLP-level labels. The policy for traffic differentiation is determined by the TC/VC mapping and by the VC-based, Port-based, and Function-based arbitration mechanisms. The TC/VC mapping depends on the platform application requirements. These requirements drive the choice of the arbitration algorithms and configurability/programmability of arbiters allows detailed tuning of the traffic servicing policy.

The definition of the Virtual Channel and associated Traffic Class mechanisms is covered in Chapter 2. The VC configuration/programming model is defined in Sections 7.11 and 7.18.

This section covers VC mechanisms from the system perspective. It addresses the next level of details on:

	ails on:
	Supported TC/VC configurations
	VC-based arbitration – algorithms and rules
	Traffic ordering considerations
	Isochronous support as a specific usage model

20

25

### 6.3.2. TC/VC Mapping and Example Usage

A Virtual Channel is established when one or more TCs are associated with a physical resource designated by a VC ID. Every Traffic Class that is supported on a given path within the fabric must be mapped to one of the enabled Virtual Channels. Every Port must support the default TC0/VC0 pair – this is "hardwired." Any additional TC mapping or additional VC resource enablement is optional and is controlled by system software using the programming model described in Sections 7.11 and 7.18.

The number of VC resources provisioned within a component or enabled within a given fabric may vary due to implementation and usage model requirements, due to Hot-Plug of disparate components with varying resource capabilities, or due to system software restricting what resources may be enabled on a given path within the fabric.

#### Some examples to illustrate:

15

20

25

- A set of components (Root Complex, Endpoints, Switches) may only support the mandatory VC0 resource that must have TC0 mapped to VC0. System software may, based on application usage requirements, map one or all non-zero TCs to VC0 as well on any or all paths within the fabric.
- A set of components may support two VC resources, e.g., VC0 and VC1. System software must map TC0/VC0 and in addition, may map one or all non-zero TC labels to either VC0 or VC1. As above, these mappings may be enabled on any or all paths within the fabric. Refer to the examples below for additional information.
- A Switch may be implemented with eight Ports seven x1 Links with two VC resources and one x16 Link with one VC resource. System software may enable both VC resources on the x1 Links and assign one or more additional TCs to either VC thus allowing the Switch to differentiate traffic flowing between any Ports. The x16 Link must also be configured to map any non-TC0 traffic to VC0 if such traffic is to flow on this Link. Note: multi-Port components (Switches and Root Complex) are required to support independent TC/VC mapping per Port.

In any of the above examples, system software has the ability to map one, all, or a subset of the TCs to a given VC. Should system software wish to restrict the number of traffic classes that may flow through a given Link, it may configure only a subset of the TCs to the enabled VC resources. Any TLP indicating a TC that has not been mapped to an enabled VC resource must be treated as a Malformed TLP. This is referred to as TC Filtering. Flow Control credits for this TLP will be lost, and an uncorrectable error will be generated, so software intervention will usually be required to restore proper operation after a TC Filtering event occurs.

A graphical example of TC filtering is illustrated in Figure 6-4, where TCs (2:6) are not mapped to the Link that connects Endpoint A and the Switch. This means that the TLPs with TCs (2:6) are not allowed between the Switch and Endpoint A.




Figure 6-4: TC Filtering Example

Figure 6-5 shows an example of TC to VC mapping. A simple Switch with one Downstream Port and one Upstream Port connects an Endpoint to a Root Complex. At the Upstream Port, two VCs (VC0 and VC1) are enabled with the following mapping: TC(0-6)/VC0, TC7/VC1. At the Downstream Port, only VC0 is enabled and all TCs are mapped to VC0. In this example while TC7 is mapped to VC0 at the Downstream Port, it is re-mapped to VC1 at the Upstream Port. Although the Endpoint only supports VC0, when it labels transactions with different TCs, transactions associated with TC7 from/to the Endpoint can take advantage of the second Virtual Channel enabled between the Switch and the Root Complex.




Figure 6-5: TC to VC Mapping Example

5



20

# IMPLEMENTATION NOTE

### Multiple TCs Over a Single VC

A single VC implementation may benefit from using multiple TCs. TCs provide ordering domains that may be used to differentiate traffic within the Endpoint or the Root Complex independent of the number of VCs supported.

In a simple configuration, where only VC0 is supported, traffic differentiation may not be accomplished in an optimum manner since the different TCs cannot be physically segregated. However, the benefits of carrying multiple TCs can still be exploited particularly in the small and "shallow" topologies where Endpoints are connected directly to Root Complex rather than through cascaded Switches. In these topologies traffic that is targeting Root Complex only needs to traverse a single Link, and an optimized scheduling of packets on both sides (Endpoint and Root Complex) based on TCs may accomplish significant improvement over the case when a single TC is used. Still, the inability to route differentiated traffic through separate resources with fully independent flowcontrol and independent ordering exposes all of the traffic to the potential head-of-line blocking conditions. Optimizing Endpoint internal architecture to minimize the exposure to the blocking conditions can reduce those risks.

#### 6.3.3. VC Arbitration

15	Arbitration is one of the key aspects of the Virtual Channel mechanism and is defined in a manner
	that fully enables configurability to the specific application. In general, the definition of the VC-
	based arbitration mechanism is driven by the following objectives:

- To prevent false transaction timeouts and to guarantee data flow forward progress
- To provide differentiated services between data flows within the fabric
- ☐ To provide guaranteed bandwidth with deterministic (and reasonably small) end-to-end latency between components

Links are bidirectional, i.e., each Port can be an Ingress or an Egress Port depending on the direction of traffic flow. This is illustrated by the example of a 3-Port Switch in Figure 6-6, where the paths for traffic flowing between Switch Ports are highlighted with different types of lines. In the following sections, VC Arbitration is defined using a Switch arbitration model since the Switch represents a functional superset from the arbitration perspective.

In addition, one-directional data flow is used in the description.




Figure 6-6: An Example of Traffic Flow Illustrating Ingress and Egress

### 6.3.3.1. Traffic Flow and Switch Arbitration Model

The following set of figures (Figure 6-7 and Figure 6-8) illustrates traffic flow through the Switch and summarizes the key aspects of the arbitration.




Figure 6-7: An Example of Differentiated Traffic Flow Through a Switch

At each Ingress Port an incoming traffic stream is represented in Figure 6-7 by small boxes. These boxes represent packets that are carried within different VCs that are distinguished using different levels of gray. Each of the boxes that represents a packet belonging to different VC includes designation of Ingress and Egress Ports to indicate where the packet is coming from and where it is going to. For example, designation "3.0" means that this packet is arriving at Port #0 (Ingress) and is destined to Port #3 (Egress). Within the Switch, packets are routed and serviced based on Switch internal arbitration mechanisms.

Switch arbitration model defines a required arbitration infrastructure and functionality within a Switch. This functionality is needed to support a set of arbitration policies that control traffic contention for an Egress Port from multiple Ingress Ports.

10

15

20

25

Figure 6-8 shows a conceptual model of a Switch highlighting resources and associated functionality in ingress to egress direction. Note that each Port in the Switch can have the role of an Ingress or Egress Port. Therefore, this figure only shows one particular scenario where the 4-Port Switch in this example has ingress traffic on Port #0 and Port #1, that targets Port #2 as an Egress Port. A different example may show different flow of traffic implying different roles for Ports on the Switch. The PCI Express architecture enables peer-to-peer communication through the Switch and, therefore, possible scenarios using the same example may include multiple separate and simultaneous ingress to egress flows (e.g., Port 0 to Port 2 and Port 1 to Port 3).




Figure 6-8: Switch Arbitration Structure

The following two steps conceptually describe routing of traffic received by the Switch on Port 0 and Port 1 and destined to Port 2. First, the target Egress Port is determined based on address/routing information in the TLP header. Secondly, the target VC of the Egress Port is determined based on the TC/VC map of the Egress Port. Transactions that target the same VC in the Egress Port but are from different Ingress Ports must be arbitrated before they can be forwarded to the corresponding resource in the Egress Port. This arbitration is referred to as the Port Arbitration.

Once the traffic reaches the destination VC resource in the Egress Port, it is subject to arbitration for the shared Link. From the Egress Port point of view this arbitration can be conceptually defined as a simple form of multiplexing where the multiplexing control is based on arbitration policies that

are either fixed or configurable/programmable. This stage of arbitration between different VCs at an Egress Port is called the VC Arbitration of the Egress Port.

Independent of VC arbitration policy, a management/control logic associated with each VC must observe transaction ordering and flow control rules before it can make pending traffic visible to the arbitration mechanism.



5

10

15

# IMPLEMENTATION NOTE

### VC Control Logic at the Egress Port

VC control logic at every Egress Port includes:

□ VC Flow Control logic

□ VC Ordering Control logic

Flow control credits are exchanged between two Ports connected to the same Link. Availability of flow-control credits is one of the qualifiers that VC control logic must use to decide when a VC is allowed to compete for the shared Link resource (i.e., Data Link Layer transmit/retry buffer). If a candidate packet cannot be submitted due to the lack of an adequate number of flow control credits, VC control logic must mask the presence of pending packet to prevent blockage of traffic from other VCs. Note that since each VC includes buffering resources for Posted Requests, Non-Posted Requests, and Completion packets, the VC control logic must also take into account availability of flow control credits for the particular candidate packet. In addition, VC control logic must observe ordering rules (see Section 2.4 for more details) for Posted/Non-Posted/Completion transactions to prevent deadlocks and violation of producer-consumer ordering model.

#### VC Arbitration - Arbitration Between VCs 6.3.3.2

This specification defines a default VC prioritization via the VC Identification (VC ID) assignment, 20 i.e., the VC IDs are arranged in ascending order of relative priority in the Virtual Channel Capability structure. The example in Figure 6-9 illustrates a Port that supports eight VCs with VC0 treated as the lowest priority and VC7 as the highest priority.




Figure 6-9: VC ID and Priority Order – An Example

The availability of default prioritization does not restrict the type of algorithms that may be implemented to support VC arbitration – either implementation-specific or one of the architecture-defined methods:

- ☐ Strict Priority Based on inherent prioritization, i.e., VC0 = lowest, VC7 = highest
- Round Robin (RR) Simplest form of arbitration where all VCs have equal priority
- ☐ Weighted RR Programmable weight factor determines the level of service

If strict priority arbitration is supported by the hardware for a subset of the VC resources, software can configure the VCs into two priority groups – a lower and an upper group. The upper group is treated as a strict priority arbitration group while the lower group that is arbitrated to only when there are no packets to process in the upper group. Figure 6-9 illustrates an example configuration that supports eight VCs separated into two groups – the lower group consisting of VC0-VC3 and the upper group consisting of VC4-VC7. The arbitration within the lower group can be configured to one of the supported arbitration methods. The Low Priority Extended VC Count field in the Port VC Capability Register 1 indicates the size of this group. The arbitration methods are listed in the VC Arbitration Capability field in the Port VC Capability Register 2. Refer to Sections 7.11 and 7.18 for details. When the Low Priority Extended VC Count field is set to zero, all VCs are governed by the strict-priority VC arbitration; when the field is equal to the Extended VC Count, all VCs are governed by the VC arbitration indicated by the VC Arbitration Capability field.

### 6.3.3.2.1. Strict Priority Arbitration Model

5

10

15

20

25

Strict priority arbitration enables minimal latency for high-priority transactions. However, there is potential danger of bandwidth starvation should it not be applied correctly. Using strict priority requires all high-priority traffic to be regulated in terms of maximum peak bandwidth and Link usage duration. Regulation must be applied either at the transaction injection Port/Function or within subsequent Egress Ports where data flows contend for a common Link. System software must configure traffic such that lower priority transactions will be serviced at a sufficient rate to avoid transaction timeouts.

#### 6.3.3.2.2. Round Robin Arbitration Model

Round Robin arbitration is used to provide, at the transaction level, equal<sup>58</sup> opportunities to all traffic. Note that this scheme is used where different unordered streams need to be serviced with the same priority.

In the case where differentiation is required, a Weighted Round Robin scheme can be used. The WRR scheme is commonly used in the case where bandwidth regulation is not enforced by the sources of traffic and therefore it is not possible to use the priority scheme without risking starvation of lower priority traffic. The key is that this scheme provides fairness during traffic contention by allowing at least one arbitration win per arbitration loop. Assigned weights regulate both minimum allowed bandwidth and maximum burstiness for each VC during the contention. This means that it bounds the arbitration latency for traffic from different VCs. Note that latencies are also dependent on the maximum packet sizes allowed for traffic that is mapped onto those VCs.

One of the key usage models of the WRR scheme is support for QoS policy where different QoS levels can be provided using different weights.

Although weights can be fixed (by hardware implementation) for certain applications, to provide more generic support for different applications, components that support the WRR scheme are recommended to implement programmable WRR. Programming of WRR is controlled using the software interface defined in Sections 7.11 and 7.18.

#### 6.3.3.3. Port Arbitration – Arbitration Within VC

For Switches, Port Arbitration refers to the arbitration at an Egress Port between traffic coming from other Ingress Ports that is mapped to the same VC. For Root Ports, Port Arbitration refers to the arbitration at a Root Egress Port between peer-to-peer traffic coming from other Root Ingress Ports that is mapped to the same VC. For RCRBs, Port Arbitration refers to the arbitration at the RCRB (e.g., for host memory) between traffic coming from Root Ports that is mapped to the same VC. An inherent prioritization scheme for arbitration among VCs in this context is not applicable since it would imply strict arbitration priority for different Ports. Traffic from different Ports can be arbitrated using the following supported schemes:

Hardware-fixed arbitration scheme, e.g., Round Robin
Programmable WRR arbitration scheme
Programmable Time-based WRR arbitration scheme

Hardware-fixed RR or RR-like scheme is the simplest to implement since it does not require any programmability. It makes all Ports equal priority, which is acceptable for applications where no software-managed differentiation or per-Port-based bandwidth budgeting is required.

Programmable WRR allows flexibility since it can operate as flat RR or if differentiation is required, different weights can be applied to traffic coming from different Ports in the similar manner as described in Section 6.3.3.2. This scheme is used where different allocation of bandwidth needs to be provided for different Ports.

5

10

15

20

25

30

<sup>&</sup>lt;sup>58</sup> Note that this does not imply equivalence and fairness in the terms of bandwidth usage.

A Time-based WRR is used for applications where not only different allocation of bandwidth is required but also a tight control of usage of that bandwidth. This scheme allows control of the amount of traffic that can be injected from different Ports within a certain fixed period of time. This is required for certain applications such as isochronous services, where traffic needs to meet a strict deadline requirement. Section 6.3.3.4 provides basic rules to support isochronous applications. For more details on time-based arbitration and on the isochronous service as a usage model for this arbitration scheme refer to Appendix A.

#### 6.3.3.4. Multi-Function Devices and Function Arbitration

10

The multi-Function arbitration model defines an optional arbitration infrastructure and functionality within a multi-Function device. This functionality is needed to support a set of arbitration policies that control traffic contention for the device's Upstream Egress Port from its multiple Functions.

Figure 6-10 shows a conceptual model of a multi-Function device highlighting resources and associated functionality. Note that each Function optionally contains a VC Capability structure, which if present manages TC/VC mapping, optional Port Arbitration, and optional VC arbitration, all within the Function. The MFVC Capability structure manages TC/VC mapping, optional Function Arbitration, and optional VC Arbitration for the device's Upstream Egress Port. Together these resources enable enhanced QoS management for Upstream requests. However, in contrast to a complete Switch with devices on its Downstream Ports, the multi-Function device model does not support full QoS management for peer-to-peer requests between Functions or for Downstream requests.




Figure 6-10: Multi-Function Arbitration Model

QoS for an Upstream request originating at a Function is managed as follows. First, a Function-specific mechanism applies a TC to the request. For example, a device driver might configure a Function to tag all its requests with TC7.

- Next, if the Function contains a VC Capability structure, it specifies the TC/VC mapping to one of the Function's VC resources (perhaps the Function's single VC resource). In addition, the VC Capability structure supports the enablement and configuration of the Function's VC resources.
  - If the Function is a Switch and the target VC resource supports Port Arbitration, this mechanism governs how the Switch's multiple Downstream Ingress Ports arbitrate for that VC resource. If the Port Arbitration mechanism supports time-based WRR, this also governs the injection rate of requests from each Downstream Ingress Port.
  - If the Function supports VC arbitration, this mechanism manages how the Function's multiple VC resources arbitrate for the conceptual internal link to the MFVC resources.
- Once a request packet conceptually arrives at MFVC resources, address/routing information in the TLP header determines whether the request goes Upstream or peer-to-peer to another Function.

For the case of peer-to-peer, QoS management is left to unarchitected device-specific mechanisms. For the case of Upstream, TC/VC mapping in the MFVC Capability structure determines which VC resource the request will target. The MFVC Capability structure also supports enablement and configuration of the VC resources in the multi-Function glue logic. If the target VC resource supports Function Arbitration, this mechanism governs how the multiple Functions arbitrate for this VC resource. If the Function Arbitration mechanism supports time-based WRR, this governs the injection rate of requests for each Function into this VC resource.

Finally, if the MFVC Capability structure supports VC Arbitration, this mechanism governs how the MFVC's multiple VCs compete for the device's Upstream Egress Port. Independent of VC arbitration policy, management/control logic associated with each VC must observe transaction ordering and flow control rules before it can make pending traffic visible to the arbitration mechanism.



10

15

20

25

# IMPLEMENTATION NOTE

### Multi-Function Devices without the MFVC Capability Structure

If a multi-Function device lacks an MFVC Capability structure, the arbitration of data flows from different Functions of a multi-Function device is beyond the scope of this specification However, if a multi-Function device supports TCs other than TC0 and does not implement an MFVC Capability structure, it must implement a single VC Capability structure in Function 0 to provide architected TC/VC mappings for the Link.

#### 6.3.4. **Isochronous Support**

Servicing isochronous data transfer requires a system to provide not only guaranteed data bandwidth but also deterministic service latency. The isochronous support mechanisms are defined to ensure that isochronous traffic receives its allocated bandwidth over a relevant period of time while also preventing starvation of the other traffic in the system. Isochronous support mechanisms apply to communication between Endpoint and Root Complex as well as to peer-to-peer communication.

Isochronous service is realized through proper use of mechanisms such as TC transaction labeling, VC data-transfer protocol, and TC-to-VC mapping. End-to-end isochronous service requires software to set up proper configuration along the path between the Requester and the Completer. This section describes the rules for software configuration and the rules hardware components must follow to provide end-to-end isochronous services. More information and background material regarding isochronous applications and isochronous service design guidelines can be found in Appendix A.

### 6.3.4.1. Rules for Software Configuration

	System software must obey the following rules to configure PCI Express fabric for isochronous traffic:
	☐ Software must designate one or more TCs for isochronous transactions.
5	☐ Software must ensure that the Attribute fields of all isochronous requests targeting the same Completer are fixed and identical.
	Software must configure all VC resources used to support isochronous traffic to be serviced (arbitrated) at the requisite bandwidth and latency to meet the application objectives. This may be accomplished using strict priority, WRR, or hardware-fixed arbitration.
	☐ Software should not intermix isochronous traffic with non-isochronous traffic on a given VC.
)	☐ Software must observe the Maximum Time Slots capability reported by the Port or RCRB.
	☐ Software must not assign all Link capacity to isochronous traffic. This is required to ensure the requisite forward progress of other non-isochronous transactions to avoid false transaction timeouts.
ō	Software must limit the Max_Payload_Size for each path that supports isochronous to meet the isochronous latency. For example, all traffic flowing on a path from an isochronous capable device to the Root Complex should be limited to packets that do not exceed the Max_Payload_Size required to meet the isochronous latency requirements.
	☐ Software must set Max_Read_Request_Size of an isochronous-configured device with a value that does not exceed the Max_Payload_Size set for the device.
	6.3.4.2. Rules for Requesters
)	A Requester requiring isochronous services must obey the following rules:
	☐ The value in the Length field of read requests must never exceed Max_Payload_Size.
5	If isochronous traffic targets the Root Complex and the RCRB indicates it cannot meet the isochronous bandwidth and latency requirements without requiring all transactions to set the No Snoop attribute bit, indicated by setting the Reject Snoop Transactions field, then this bit must be set within the TLP header else the transaction will be rejected.
	6.3.4.3. Rules for Completers
	A Completer providing isochronous services must obey the following rules:
	☐ A Completer should not apply flow control induced backpressure to uniformly injected isochronous requests under normal operating conditions.
)	A Completer must report its isochronous bandwidth capability in the Maximum Time Slots field in the VC Resource Capability register. Note that a Completer must account for partial writes.
	☐ A Completer must observe the maximum isochronous transaction latency.

A Root Complex as a Completer must implement at least one RCRB and support time-based
Port Arbitration for the associated VCs. Note that time-based Port Arbitration only applies to
request transactions.

### 6.3.4.4. Rules for Switches and Root Complexes

A Switch providing isochronous services must obey the following rules. The same rules apply to Root Complexes that support isochronous data flows peer-to-peer between Root Ports, abbreviated in this section as "P2P-RC.".

- An isochronous-configured Switch or P2P-RC Port should not apply flow control induced backpressure to uniformly injected isochronous requests under normal operating conditions.
- ☐ An isochronous-configured Switch or P2P-RC Port must observe the maximum isochronous transaction latency.
- A Switch or P2P-RC component must support time-based Port Arbitration for each Port that supports one or more VCs capable of supporting isochronous traffic. Note that time-based Port Arbitration applies to request transactions but not to completion transactions.

#### 6.3.4.5. Rules for Multi-Function Devices

10

15

20

A multi-Function device that includes an MFVC Capability structure providing isochronous services must obey the following rules:

- ☐ MFVC glue logic configured for isochronous operation should not apply backpressure to uniformly injected isochronous requests from its Functions under normal operating conditions.
- ☐ The MFVC Capability structure must support time-based Function Arbitration for each VC capable of supporting isochronous traffic. Note that time-based Function Arbitration applies only to Upstream request transactions; it does not apply to any Downstream or peer-to-peer request transactions, nor to any completion transactions.

A multi-Function device that lacks an MFVC Capability structure has no architected mechanism to provide isochronous services for its multiple Functions concurrently.

### 6.4. Device Synchronization

System software requires a "stop" mechanism for ensuring that there are no outstanding transactions for a particular device in a system. For example, without such a mechanism renumbering Bus Numbers during system operation may cause the Requester ID (which includes the Bus Number) for a given device to change while Requests or Completions for that device are still in flight, and may thus be rendered invalid due to the change in the Requester ID. It is also desirable to be able to ensure that there are no outstanding transactions during a Hot-Plug orderly removal.

The details of stop mechanism implementation depend on the device hardware, device driver software, and system software. However, the fundamental requirements which must be supported to allow system software management of the fabric include the abilities to:

, 8
☐ Block the device from generating new Requests
☐ Block the generation of Requests issued to the device
☐ Determine that all Requests being serviced by the device have been completed
☐ Determine that all non-posted Requests initiated by the device have completed
☐ Determine that all posted Requests initiated by the device have reached their destination
The ability of the driver and/or system software to block new Requests from the device is supported by the Bus Master Enable, SERR# Enable, and Interrupt Disable bits in the Command register (Section 7.5.1.1) of each device Function, and other such control bits.
Requests issued to the device are generally under the direct control of the driver, so system software can block these Requests by directing the driver to stop generating them (the details of this communication are system software specific). Similarly, Requests serviced by the device are normally under the device driver's control, so determining the completion of such requests is usually

The Transaction Pending, or TP bit, provides a consistent way on a per-Function basis for software to determine that all non-posted Requests issued by the device have been completed (see Chapter 7).

Determining that posted Requests have reached their destination is handled by generating a transaction to "flush" any outstanding Requests. Writes to system memory using TC0 will be flushed by host reads of the device, and so require no explicit flush protocol. Writes using TCs other than TC0 require some type of flush synchronization mechanism. The mechanism itself is implementation specific to the device and its driver software. However, in all cases the device hardware and software implementers should thoroughly understand the ordering rules described in Section 2.4. This is especially true if the Relaxed Ordering flag is set for any Requests initiated by the device.

15

20

25

30

trivial.



5

10

15

30

# IMPLEMENTATION NOTE

#### Flush Mechanisms

In a simple case such as that of an Endpoint communicating only with host memory through TCO, "flush" can be implemented simply by reading from the Endpoint. If the Endpoint issues writes to main memory using TCs other than TC0, "flush" can be implemented with a memory read on the corresponding TCs directed to main memory. The memory read needs to be performed on all TCs that the Endpoint is using.

If a memory read is used to "flush" outstanding transactions, but no actual read is required, it may be desirable to use the zero-length read semantic described in Section 2.2.5.

Peer-to-peer interaction between devices requires an explicit synchronization protocol between the involved devices, even if all communication is through TC0. For a given system, the model for managing peer-to-peer interaction must be established. System software, and device hardware and software must then conform to this model. The requirements for blocking Request generation and determining completion of Requests match the requirements for non-peer interaction, however the determination that Posted Requests have reached peer destination device(s) requires an explicit synchronization mechanism. The mechanism itself is implementation specific to the device, its driver software, and the model used for the establishment and disestablishment of peer communications.

#### 6.5. **Locked Transactions**

#### 6.5.1. Introduction

Locked Transaction support is required to prevent deadlock in systems that use legacy software which causes the accesses to I/O devices. Note that some CPUs may generate locked accesses as a result of executing instructions that implicitly trigger lock. Some legacy software misuses these transactions and generates locked sequences even when exclusive access is not required. Because locked accesses to I/O devices introduce potential deadlocks apart from those mentioned above, as well as serious performance degradation, PCI Express Endpoints are prohibited from supporting locked accesses, and new software must not use instructions which will cause locked accesses to I/O devices. Legacy Endpoints support locked accesses only for compatibility with existing software.

Only the Root Complex is allowed to initiate Locked Requests on PCI Express. Locked Requests 25 initiated by Endpoints and Bridges are not supported. This is consistent with limitations for locked transaction use outlined in the PCI Local Bus Specification, Revision 3.0 (Appendix F- Exclusive Accesses).

This section specifies the rules associated with supporting locked accesses from the Host CPU to Legacy Endpoints, including the propagation of those transactions through Switches and PCI Express/PCI Bridges.

# 6.5.2. Initiation and Propagation of Locked Transactions - Rules

Locked transaction sequences are generated by the Host CPU(s) as one or more reads followed by a number of writes to the same location(s). When a lock is established, all other traffic is blocked from using the path between the Root Complex and the locked Legacy Endpoint or Bridge.

- A locked transaction sequence or attempted locked transaction sequence is initiated on PCI Express using the "lock"-type Read Request/Completion (MRdLk/CplDLk) and terminated 5 with the Unlock Message Locked Requests which are completed with a status other than Successful Completion do not establish lock (explained in detail in the following sections) Regardless of the status of any of the Completions associated with a locked sequence, all locked sequences and attempted locked sequences must be terminated by the transmission 10 of an Unlock Message. MRdLk, CplDLk, and Unlock semantics are allowed only for the default Traffic Class (TC0) Only one locked transaction sequence attempt may be in progress at a given time within a single hierarchy domain The Unlock Message is sent from the Root Complex down the locked transaction path to the 15 Completer, and may be broadcast from the Root Complex to all Endpoints and Bridges Any device which is not involved in the locked sequence must ignore this Message Any violation of the rules for initiation and propagation of locked transactions can result in undefined device and/or system behavior The initiation and propagation of a locked transaction sequence through PCI Express is performed 20 as follows: ☐ A locked transaction sequence is started with a MRdLk Request Any successive reads for the locked transaction sequence must also use MRdLk Requests The Completions for any successful MRdLk Request use the CplDLk Completion type, or the CPILk Completion type for unsuccessful Requests 25 ☐ If any read associated with a locked sequence is completed unsuccessfully, the Requester must assume that the atomicity of the lock is no longer assured, and that the path between the Requester and Completer is no longer locked ☐ All writes for the locked sequence use MWr Requests
  - A Switch propagates Unlock Messages to the locked Egress Port

☐ The Unlock Message is used to indicate the end of a locked sequence

- Upon receiving an Unlock Message, a Legacy Endpoint or Bridge must unlock itself if it is in a locked state
  - If not locked, or if the Receiver is a PCI Express Endpoint or Bridge which does not support lock, the Unlock Message is ignored and discarded

#### 6.5.3. Switches and Lock - Rules

15

25

30

- Switches must distinguish transactions associated with locked sequences from other transactions to prevent other transactions from interfering with the lock and potentially causing deadlock. The following rules cover how this is done. Note that locked accesses are limited to TC0, which is always mapped to VC0.

  When a Switch propagates a MRdLk Request from the Ingress Port (closest to the Root Complex) to the Egress Port, it must block all Requests which map to the default Virtual
  - Channel (VC0) from being propagated to the Egress Port
     If a subsequent MRdLk Request is Received at this Ingress Port addressing a different
  - Egress Port, the behavior of the Switch is undefined
    - Note: This sort of split-lock access is not supported by PCI Express and software must not cause such a locked access. System deadlock may result from such accesses.
  - ☐ When the CplDLk for the first MRdLk Request is returned, if the Completion indicates a Successful Completion status, the Switch must block all Requests from all other Ports from being propagated to either of the Ports involved in the locked access, except for Requests which map to non-VC0 on the Egress Port
- The two Ports involved in the locked sequence must remain blocked as described above until the Switch receives the Unlock Message (at the Ingress Port for the initial MRdLk Request)
  - The Unlock Message must be forwarded to the locked Egress Port
  - The Unlock Message may be broadcast to all other Ports
  - The Ingress Port is unblocked once the Unlock Message arrives, and the Egress Port(s)
    which were blocked are unblocked following the Transmission of the Unlock Message out
    of the Egress Ports
    - Ports which were not involved in the locked access are unaffected by the Unlock Message

### 6.5.4. PCI Express/PCI Bridges and Lock - Rules

The requirements for PCI Express/PCI Bridges are similar to those for Switches, except that, because PCI Express/PCI Bridges use only the default Virtual Channel and Traffic Class, all other traffic is blocked during the locked access. The requirements on the PCI bus side of the PCI Express/PCI Bridge match the requirements for a PCI/PCI Bridge (see the PCI-to-PCI Bridge Architecture Specification, Revision 1.2 and the PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0).

### 6.5.5. Root Complex and Lock - Rules

A Root Complex is permitted to support locked transactions as a Requestor. If locked transactions are supported, a Root Complex must follow the sequence described in Section 6.5.2 to perform a locked access. The mechanisms used by the Root Complex to interface PCI Express to the Host CPU(s) are outside the scope of this document.

### 6.5.6. Legacy Endpoints

- Legacy Endpoints are permitted to support locked accesses, although their use is discouraged. If locked accesses are supported, Legacy Endpoints must handle them as follows:
  - ☐ The Legacy Endpoint becomes locked when it Transmits the first Completion for the first Read Request of the locked access with a Successful Completion status
    - If the completion status is not Successful Completion, the Legacy Endpoint does not become locked
    - Once locked, the Legacy Endpoint must remain locked until it receives the Unlock Message
  - ☐ While locked, a Legacy Endpoint must not issue any Requests using TCs which map to the default Virtual Channel (VC0)
    - Note that this requirement applies to all possible sources of Requests within the Endpoint, in the case where there is more than one possible source of Requests.
    - Requests may be issued using TCs which map to VCs other than the default Virtual Channel

### 6.5.7. PCI Express Endpoints

PCI Express Endpoints do not support lock. A PCI Express Endpoint must treat a MRdLk Request as an Unsupported Request (see Chapter 2).

### 6.6. PCI Express Reset - Rules

This section specifies the PCI Express Reset mechanisms. This section covers the relationship between the architectural mechanisms defined in this document and the reset mechanisms defined in this document. Any relationship between the PCI Express Conventional Reset and component or platform reset is component or platform specific (except as explicitly noted).

#### 6.6.1. Conventional Reset

Conventional Reset includes all reset mechanisms other than Function Level Reset. There are two categories of Conventional Resets: Fundamental Reset and resets that are not Fundamental Reset. This section applies to all types of Conventional Reset.

In all form factors and system hardware configurations, there must, at some level, be a hardware mechanism for setting or returning all Port states to the initial conditions specified in this document

10

15

20

- this mechanism is called "Fundamental Reset." This mechanism can take the form of an auxiliary
signal provided by the system to a component or adapter card, in which case the signal must be
called PERST#, and must conform to the rules specified in Section 4.2.4.7.1. When PERST# is
provided to a component or adapter, this signal must be used by the component or adapter as
Fundamental Reset. When PERST# is not provided to a component or adapter, Fundamental
Reset is generated autonomously by the component or adapter, and the details of how this is done
are outside the scope of this document. If a Fundamental Reset is generated autonomously by the
component or adapter, and if power is supplied by the platform to the component/adapter, the
component/adapter must generate a Fundamental Reset to itself if the supplied power goes outside
of the limits specified for the form factor or system.

☐ There are three distinct types of Conventional Reset: cold, warm, and hot:

5

10

15

20

25

30

35


40

- A Fundamental Reset must occur following the application of power to the component. This is called a cold reset.
- In some cases, it may be possible for the Fundamental Reset mechanism to be triggered by hardware without the removal and re-application of power to the component. This is called a warm reset. This document does not specify a means for generating a warm reset.
- There is an in-band mechanism for propagating Conventional Reset across a Link. This is called a hot reset and is described in Section 4.2.4.7.
  - Note also that the Data Link Layer reporting DL\_Down status is in some ways identical to a hot reset see Section 2.9.
- On exit from any type of Conventional Reset (cold, warm, or hot), all Port registers and state machines must be set to their initialization values as specified in this document, except for sticky registers (see Section 7.4 and Section 7.6).
  - Note that, from a device point of view, any type of Conventional Reset (cold, warm, hot, or DL\_Down) has the same effect at the Transaction Layer and above as would RST# assertion and de-assertion in conventional PCI.
- On exit from a Fundamental Reset, the Physical Layer will attempt to bring up the Link (see Section 4.2.5). Once both components on a Link have entered the initial Link Training state, they will proceed through Link initialization for the Physical Layer and then through Flow Control initialization for VC0, making the Data Link and Transaction Layers ready to use the Link
  - Following Flow Control initialization for VC0, it is possible for TLPs and DLLPs to be transferred across the Link

Following a Conventional Reset, some devices may require additional time before they are able to respond to Requests they receive. Particularly for Configuration Requests it is necessary that components and devices behave in a deterministic way, which the following rules address.

The first set of rules addresses requirements for components and devices:

- A component must enter the LTSSM Detect state within 20 ms of the end of Fundamental Reset (Link Training is described in Section 4.2.4)
  - Note: In some systems, it is possible that the two components on a Link may exit Fundamental Reset at different times. Each component must observe the requirement to



Fundamental Reset.

	In all cases where power and PERST# are supplied, the following parameters must be defined:								
☐ T <sub>pvperl</sub> – PERST# must remain active at least this long after power becomes valid									
☐ T <sub>perst</sub> – When asserted, PERST# must remain asserted at least this long									
	$\Box$ T <sub>fail</sub> – When power becomes invalid, PERST# must be asserted within this time								
5	Additional parameters may be specified.								
	In all cases where a reference clock is supplied, the following parameter must be defined:								
	☐ T <sub>perst-clk</sub> – PERST# must remain active at least this long after any supplied reference clock is stable								
	Additional parameters may be specified.								
	6.6.2. Function-Level Reset (FLR)								
10	The FLR mechanism enables software to quiesce and reset Endpoint hardware with Function-level granularity. Three example usage models illustrate the benefits of this feature:								
15	☐ In some systems, it is possible that the software entity that controls a Function will cease to operate normally. To prevent data corruption, it is necessary to stop all PCI Express and external I/O (not PCI Express) operations being performed by the Function. Other defined reset operations do not guarantee that external I/O operations will be stopped.								
20	In a partitioned environment where hardware is migrated from one partition to another, it is necessary to ensure that no residual "knowledge" of the prior partition be retained by hardware, for example, a user's secret information entrusted to the first partition but not to the second. Further, due to the wide range of Functions, it is necessary that this be done in a Function-independent way.								
	☐ When system software is taking down the software stack for a Function and then rebuilding that stack, it is sometimes necessary to return the state to an uninitialized state before rebuilding the Function's software stack.								
	Implementation of FLR is optional (not required), but is strongly recommended.								
25	FLR applies on a per Function basis. Only the targeted Function is affected by the FLR operation. The Link state must not be affected by an FLR.								
	FLR modifies the Function state described by this specification as follows:								
	☐ Function registers and Function-specific state machines must be set to their initialization values as specified in this document, except for the following:								
30	• sticky-type registers (ROS, RWS, RW1CS)								
	<ul> <li>registers defined as type HwInit</li> </ul>								

• these other registers:

5

10

20

25

30

- ♦ Captured Slot Power Limit Value in the Device Capabilities register
- ♦ Captured Slot Power Limit Scale in the Device Capabilities register
- ♦ Max\_Payload\_Size in the Device Control register
- ♦ Active State Power Management (ASPM) Control in the Link Control register
- ♦ Read Completion Boundary (RCB) in the Link Control register
- ♦ Common Clock Configuration in the Link Control register
- Extended Synch in the Link Control register
- ♦ Enable Clock Power Management in the Link Control register
- ♦ Hardware Autonomous Width Disable bit in Link Control register
- ♦ Hardware Autonomous Speed Disable bit in the Link Control 2 register
- ♦ All registers in the Virtual Channel Capability structure
- ♦ All registers in the Multi-Function Virtual Channel Capability structure

Note that the controls that enable the Function to initiate requests on PCI Express are cleared, including Bus Master Enable, MSI Enable, and the like, effectively causing the Function to become quiescent on the Link.

Note that Port state machines associated with Link functionality including those in the Physical and Data Link Layers are not reset by FLR, and VC0 remains initialized following an FLR.

Any outstanding INTx interrupt asserted by the Function must be de-asserted by sending the corresponding Deassert\_INTx Message prior to starting the FLR.

Note that when the FLR is initiated to a Function of a multi-Function device, if another Function continues to assert a matching INTx, no Deassert\_INTx Message will be transmitted.

After an FLR has been initiated by writing a 1b to the Initiate Function Level Reset bit, the Function must complete the FLR within 100 ms. If software initiates an FLR when the Transactions Pending bit is 1b, then software must not initialize the Function until allowing adequate time for any associated Completions to arrive, or to achieve reasonable certainty that any remaining Completions will never arrive. For this purpose, it is recommended that software allow as much time as provided by the pre-FLR value for Completion Timeout on the device. If Completion Timeouts were disabled on the Function when FLR was issued, then the delay is system dependent but must be no less than 100 ms.

Note that upon receipt of an FLR, a device Function may either clear all transaction status including Transactions Pending or set the Completion Timeout to its default value so that all pending transactions will time out during FLR execution. Regardless, the Transactions Pending bit must be clear upon completion of the FLR.

Because FLR modifies Function state not described by this specification (in addition to state that is described by this specification), it is necessary to specify the behavior of FLR using a set of criteria

	that, when applied to the Function, show that the Function has satisfied the requirements of FLR. The following criteria must be applied using Function-specific knowledge to evaluate the Function's behavior in response to an FLR:
5	☐ The Function must not give the appearance of an initialized adapter with an active host on any external interfaces controlled by that Function. The steps needed to terminate activity on external interfaces are outside of the scope of this specification.
10	• For example, a network adapter must not respond to queries that would require adapter initialization by the host system or interaction with an active host system, but is permitted to perform actions that it is designed to perform without requiring host initialization or interaction. If the network adapter includes multiple Functions that operate on the same external network interface, this rule affects only those aspects associated with the particular Function reset by FLR.
15	☐ The Function must not retain within itself software readable state that potentially includes secret information associated with any preceding use of the Function. Main host memory assigned to the Function must not be modified by the Function.
	• For example, a Function with internal memory readable directly or indirectly by host software must clear or randomize that memory.
	☐ The Function must return to a state such that normal configuration of the Function's PCI Express interface will cause it to be useable by drivers normally associated with the Function
20	When an FLR is initiated, the targeted Function must behave as follows:
	☐ The Function must return the Completion for the configuration write that initiated the FLR operation and then initiate the FLR.
	☐ While an FLR is in progress:
25	• If a Request arrives, the Request is permitted to be silently discarded (following update of flow control credits) without logging or signaling it as an error.
	• If a Completion arrives, the Completion is permitted to be handled as an Unexpected Completion or to be silently discarded (following update of flow control credits) without logging or signaling it as an error.
30	• While a Function is required to complete the FLR operation within the time limit described above, the subsequent Function-specific initialization sequence may require additional time. If additional time is required, the Function must return a Configuration Request Retry Status (CRS) Completion Status when a Configuration Request is received after the time limit above. After the Function responds to a Configuration Request with a Completion status other than CRS, it is not permitted to return CRS until it is reset again.



10

15

20

25

### IMPLEMENTATION NOTE

### Avoiding Data Corruption From Stale Completions

An FLR causes a Function to lose track of any outstanding nonposted Requests. Any corresponding Completions that later arrive are referred to as being "stale". If software issues an FLR while there are outstanding Requests, and then re-enables the Function for operation without waiting for potential stale Completions, any stale Completions that arrive afterwards may cause data corruption by being mistaken by the Function as belonging to Requests issued since the FLR.

Software can avoid data corruption from stale Completions in a variety of ways. Here's a possible algorithm:

- 1. Software that's performing the FLR synchronizes with other software that might potentially access the Function directly, and ensures such accesses do not occur during this algorithm.
- 2. Software clears the entire Command register, disabling the Function from issuing any new Requests.
- 3. Software polls the Transactions Pending bit in the Device Status register either until it is clear or until it has been long enough that software is reasonably certain that Completions associated with any remaining outstanding Transactions will never arrive. On many platforms, the Transactions Pending bit will usually clear within a few milliseconds, so software might choose to poll during this initial period using a tight software loop. On rare cases when the Transactions Pending bit does not clear by this time, software will need to poll for a much longer platform-specific period (potentially seconds), so software might choose to conduct this polling using a timer-based interrupt polling mechanism.
- 4. Software initiates the FLR.
- 5. Software waits 100 ms.
- 6. Software reconfigures the Function and enables it for normal operation.

### 6.7. PCI Express Hot-Plug Support

The PCI Express architecture is designed to natively support both hot-add and hot-removal ("hot-plug") of adapters and provides a "toolbox" of mechanisms that allow different user/operator models to be supported using a self-consistent infrastructure. This section defines the set of hot-plug mechanisms and specifies how the elements of hot-plug, such as indicators and push buttons, must behave if implemented in a system.

### 6.7.1. Elements of Hot-Plug

Table 6-5 lists the physical elements comprehended in this specification for support of hot-plug models. A form-factor specification must define how these elements are used in that form-factor. For a given form-factor specification, it is possible that only some of the available hot-plug elements are required, or even that none of these elements are required. In all cases, the form-factor specification must define all assumptions and limitations placed on the system or the user by the choice of elements included. Silicon component implementations that are intended to be used only with selected form factors are permitted to support only those elements that are required by the associated form factor(s).

**Purpose** Element Indicators Show the power and attention state of the slot Manually-operated Retention Latch (MRL) Holds adapter in place MRL Sensor Allows the Port and system software to detect the MRL being opened Electromechanical Interlock Prevents removal of adapter from slot Attention Button Allows user to request hot-plug operations Software User Interface Allows user to request hot-plug operations Slot Numbering Provides visual identification of slots Power Controller Software-controlled electronic component or components that control power to a slot or adapter and monitor that power for fault conditions

Table 6-5: Elements of Hot-Plug

#### 6.7.1.1. Indicators

10

Two indicators are defined: the Power Indicator and the Attention Indicator. Each indicator is in one of three states: on, off, or blinking. Hot-plug system software has exclusive control of the indicator states by writing the command registers associated with the indicator (with one exception noted below). The indicator requirements must be included in all form-factor specifications. For a given form factor, the indicators may be required or optional or not applicable at all.

The hot-plug capable Port controls blink frequency, duty cycle, and phase of the indicators. Blinking indicators must operate at a frequency of between 1 and 2 Hz, with a 50% (+/- 5%) duty cycle. Blinking indicators are not required to be synchronous or in-phase between Ports.

Indicators may be physically located on the chassis or on the adapter (see the associated form factor specification for Indicator location requirements). Regardless of the physical location, logical control of the indicators is by the Downstream Port of the Upstream component on the Link.

The Downstream Port must not change the state of an indicator unless commanded to do so by software, except for platforms capable of detecting stuck-on power faults (relevant only when a power controller is implemented). In the case of a stuck-on power fault, the platform is permitted to override the Downstream Port and force the Power Indicator to be on (as an indication that the adapter should not be removed). The handling by system software of stuck-on faults is optional and not described in this specification. Therefore, the platform vendor must ensure that this feature, if implemented, is addressed via other software, platform documentation, or by other means.

#### 6.7.1.1.1. Attention Indicator

The Attention Indicator, which must be yellow or amber in color, indicates that an operational problem exists or that the hot-plug slot is being identified so that a human operator can locate it easily.

Indicator Appearance	Meaning
Off	Normal - Normal operation
On	Attention - Operational problem at this slot
Blinking	Locate - Slot is being identified at the user's request

Table 6-6: Attention Indicator States

#### **Attention Indicator Off**

10

20

25

The Attention Indicator in the Off state indicates that neither the adapter (if one is present) nor the hot-plug slot requires attention.

#### **Attention Indicator On**

The Attention Indicator in the On state indicates that an operational problem exists at the adapter or slot.

An operational problem is a condition that prevents continued operation of an adapter. The operating system or other system software determines whether a specific condition prevents continued operation of an adapter and whether lighting the Attention Indicator is appropriate. Examples of operational problems include problems related to external cabling, adapter, software drivers, and power faults. In general, the Attention Indicator in the On state indicates that an operation was attempted and failed or that an unexpected event occurred.

The Attention Indicator is not used to report problems detected while validating the request for a hot-plug operation. Validation is a term applied to any check that system software performs to assure that the requested operation is viable, permitted, and will not cause problems. Examples of validation failures include denial of permission to perform a hot-plug operation, insufficient power budget, and other conditions that may be detected before a hot-plug request is accepted.

#### **Attention Indicator Blinking**

A blinking Attention Indicator indicates that system software is identifying this slot for a human operator to find. This behavior is controlled by a user (for example, from a software user interface or management tool).

#### 6.7.1.1.2. Power Indicator

The Power Indicator, which must be green in color, indicates the power state of the slot. Table 6-7 lists the Power Indicator states.

Indicator Appearance	Meaning				
Off	Power Off - Insertion or removal of the adapter is permitted.				
On	Power On - Insertion or removal of the adapter is not permitted.				
Blinking	Power Transition - Hot-plug operation is in progress and insertion or removal of the adapter is not permitted.				

Table 6-7: Power Indicator States

#### **Power Indicator Off**

10

The Power Indicator in the Off state indicates that insertion or removal of an the adapter is permitted. Main power to the slot is off if required by the form factor. Note that, depending on the form factor, other power/signals may remain on, even when main power is off and the Power Indicator is off. In an example using the PCI Express card form factor, if the platform provides Vaux to hot-plug slots and the MRL is closed, any signals switched by the MRL are connected to the slot even when the Power Indicator is off. Signals switched by the MRL are disconnected when the MRL is opened. System software must cause a slot's Power Indicator to be turned off when the slot is not powered and/or it is permissible to insert or remove an adapter. Refer to the appropriate form factor specification for details.

#### Power Indicator On

The Power Indicator in the On state indicates that the hot-plug operation is complete and that main power to the slot is On and that insertion or removal of the adapter is not permitted.

#### 20 Power Indicator Blinking

A blinking Power Indicator indicates that the slot is powering up or powering down and that insertion or removal of the adapter is not permitted.

The blinking Power Indicator also provides visual feedback to the operator when the Attention Button is pressed or when hot-plug operation is initiated through the hot-plug software interface.

#### 6.7.1.2. Manually-operated Retention Latch (MRL)

An MRL is a manually-operated retention mechanism that holds an adapter in the slot and prevents the user from removing the device. The MRL rigidly holds the adapter in the slot so that cables may be attached without the risk of creating intermittent contact. MRLs that hold down two or more adapters simultaneously are permitted in Platforms that do not provide MRL Sensors.

#### MRL Sensor 6.7.1.3.

The MRL Sensor is a switch, optical device, or other type of sensor that reports the position of a slot's MRL to the Downstream Port. The MRL Sensor reports closed when the MRL is fully closed and open at all other times (that is, if the MRL fully open or in an intermediate position).

If a power controller is implemented for the slot, the slot main power must be automatically removed from the slot when the MRL Sensor indicates that the MRL is open. If signals such as Vaux and SMBus are switched by the MRL, then these signals must be automatically removed from the slot when the MRL Sensor indicates that the MRL is open and must be restored to the slot when the MRL Sensor indicates that MRL has closed again. Refer to the appropriate form factor specification to identify the signals, if any, switched by the MRL.

Note that the Hot-Plug Controller does not autonomously change the state of either the Power Indicator or the Attention Indicator based on MRL sensor changes.



15

20

# IMPLEMENTATION NOTE

#### MRL Sensor Handling

In the absence of an MRL sensor, for some form factors, staggered presence detect pins may be used to handle the switched signals. In this case, when the presence pins break contact, the switched signals will be automatically removed from the slot.

If an MRL Sensor is implemented without a corresponding MRL Sensor input on the Hot-Plug Controller, it is recommended that the MRL Sensor be routed to power fault input of the Hot-Plug Controller. This allows an active adapter to be powered off when the MRL is opened.

#### 6.7.1.4. Electromechanical Interlock

An electromechanical interlock is a mechanism for physically locking the adapter or MRL in place until system software releases it. The state of the electromechanical interlock is set by software and must not change except in response to a subsequent software command. In particular, the state of the electromechanical interlock must be maintained even when power to the hot-plug slot is removed.

The current state of the electromechanical interlock must be reflected at all times in the Electromechanical Interlock Status bit in the Slot Status register, which must be updated within 200 ms of any commanded change. Software must wait at least 1 second after issuing a command to

toggle the state of the Electromechanical Interlock before another command to toggle the state can be issued. Systems may optionally expand control of interlocks to provide physical security of the adapter.

#### 6.7.1.5. Attention Button

The Attention Button is a momentary-contact push button switch, located adjacent to each hot-plug slot or on the adapter that is pressed by the user to initiate a hot-plug operation at that slot. Regardless of the physical location of the button, the signal is processed and indicated to software by hot-plug hardware associated with the Downstream Port corresponding to the slot.

The Attention Button must allow the user to initiate both hot add and hot remove operations regardless of the physical location of the button.

If present, the Power Indicator provides visual feedback to the human operator (if the system software accepts the request initiated by the Attention Button) by blinking. Once the Power Indicator begins blinking, a 5-second abort interval exists during which a second depression of the Attention Button cancels the operation.

If an operation initiated by an Attention Button fails for any reason, it is recommended that system software present an error message explaining the failure via a software user interface or add the error message to a system log.

#### 6.7.1.6. Software User Interface

15

System software provides a user interface that allows hot insertions and hot removals to be initiated and that allows occupied slots to be monitored. A detailed discussion of hot-plug user interfaces is operating system specific and is therefore beyond the scope of this document.

On systems with multiple hot-plug slots, the system software must allow the user to initiate operations at each slot independent of the states of all other slots. Therefore, the user is permitted to initiate a hot-plug operation on one slot using either the software user interface or the Attention Button while a hot-plug operation on another slot is in process, regardless of which interface was used to start the first operation.

### 6.7.1.7. Slot Numbering

A Physical Slot Identifier (as defined in *PCI Hot-Plug Specification*, *Revision 1.1*, Section 1.5) consists of an optional chassis number and the physical slot number of the slot. The physical slot number is a chassis unique identifier for a slot. System software determines the physical slot number from registers in the Port. Chassis number 0 is reserved for the main chassis. The chassis number for other chassis must be a non-zero value obtained from a PCI-to-PCI Bridge's Chassis Number register (see the *PCI-to-PCI Bridge Architecture Specification*, *Revision 1.2*, Section 13.4).

Regardless of the form factor associated with each slot, each physical slot number must be unique within a chassis.

#### 6.7.1.8. Power Controller

The power controller is an element composed of one or more discrete components that acts under control of software to set the power state of either the hot-plug slot or the adapter as appropriate for the specific form factor. The power controller must also monitor the slot/adapter for power fault conditions (as defined in the associated form factor specification) that occur on the slot/adapter's main power rails and, if supported, auxiliary power rail.

If a power controller is not present, the power state of the hot-plug slot/adapter must be set automatically by the hot-plug controller in response to changes in the presence of an adapter in the slot.

The power controller monitors main and auxiliary power faults independently. If a power controller detects a main power fault on the hot-plug slot/adapter, it must automatically set its internal main power fault latch and remove main power from the hot-plug slot/adapter (without affecting auxiliary power). Similarly, if a power controller detects an auxiliary power fault on the hot-plug slot/adapter, it must automatically set its internal auxiliary power fault latch and remove auxiliary power from the hot-plug slot/adapter (without affecting main power). Power must remain off to the slot/adapter as long as the power fault condition remains latched, regardless of any writes by software to turn on power to the hot-plug slot/adapter. The main power fault latch is cleared when software turns off power to the hot-plug slot/adapter. The mechanism by which the auxiliary power fault latch is cleared is form factor specific but generally requires auxiliary power to be removed from the hot-plug slot/adapter. For example, one form factor may remove auxiliary power when the MRL for the slot is opened while another may require the adapter to be physically removed from the slot. Refer to the associated form factor specifications for specific requirements.

Since the Power Controller Control bit in the Slot Control register reflects the last value written and not the actual state of the power controller, this means there may be an inconsistency between the value of the Power Controller Control bit and the state of the power to the slot/adapter in a power fault condition. To determine whether slot/adapter power is off due to a power fault, software must use the power fault software notification to detect power faults. To determine that a requested power-up operation has otherwise failed, software must use the hot-plug slot/adapter power-up time out mechanism described in Section 6.7.3.3.

Software must not assume that writing to the Slot Control register to change the power state of a hot-plug slot/adapter causes an immediate power state transition. After turning power on, software must wait for a Data Link Layer State Changed event, as described in Section 6.7.3.3. After turning power off, software must wait for at least 1 second before taking any action that relies on power having been removed from the hot-plug slot/adapter. For example, software is not permitted to turn off the power indicator (if present) or attempt to turn on the power controller before completing the 1 second wait period.

15

20

30

### 6.7.2. Registers Grouped by Hot-Plug Element Association

The registers described in this section are grouped by hot-plug element to convey all registers associated with implementing each element. Registers associated with each Downstream Port implementing a hot-plug capable slot are located in the Device Capabilities, Slot Capabilities, Slot Control, and Slot Status registers in the PCI Express Capability structure (see Section 7.8). Registers reporting the presence of hot-plug elements associated with the device Function on an adapter are located in the Device Capabilities register (also in the PCI Express Capability structure).

### 6.7.2.1. Attention Button Registers

**Attention Button Present (Slot Capabilities and Device Capabilities)** – This bit indicates if an Attention Button is electrically controlled by the chassis (Slot Capabilities) or by the adapter (Device Capabilities).

Attention Button Pressed (Slot Status) – This bit is set when an Attention Button electrically controlled by the chassis is pressed.

Attention Button Pressed Enable (Slot Control) – When Set, this bit enables software notification on an Attention Button Pressed event (see Section 6.7.3.4).

### 6.7.2.2. Attention Indicator Registers

Attention Indicator Present (Slot Capabilities and Device Capabilities) – This bit indicates if an Attention Indicator is electrically controlled by the chassis (Slot Capabilities) or by the adapter (Device Capabilities).

**Attention Indicator Control (Slot Control)** – When written, sets an Attention Indicator electrically controlled by the chassis to the written state.

### 6.7.2.3. Power Indicator Registers

15

25

Power Indicator Present (Slot Capabilities and Device Capabilities) – This bit indicates if a
Power Indicator is electrically controlled by the chassis (Slot Capabilities) or by the adapter (Device Capabilities).

**Power Indicator Control (Slot Control)** – When written, sets a Power Indicator electrically controlled by the chassis to the written state.

### 6.7.2.4. Power Controller Registers

**Power Controller Present (Slot Capabilities)** – This bit indicates if a Power Controller is implemented.

**Power Controller Control (Slot Control)** – Turns the Power Controller on or off according to the value written.

**Power Fault Detected (Slot Status)** – This bit is set when a power fault is detected at the slot or the adapter.

**Power Fault Detected Enable (Slot Control)** – When Set, this bit enables software notification on a power fault event (see Section 6.7.3.4).

### 6.7.2.5. Presence Detect Registers

Presence Detect State (Slot Status) – This bit indicates the presence of an adapter in the slot.

**Presence Detect Changed (Slot Status)** – This bit is set when a presence detect state change is detected.

**Presence Detect Changed Enable (Slot Control)** – When Set, this bit enables software notification on a presence detect changed event (see Section 6.7.3.4).

### 6.7.2.6. MRL Sensor Registers

MRL Sensor Present (Slot Capabilities) – This bit indicates if an MRL Sensor is implemented.

**MRL Sensor Changed (Slot Status)** – This bit is set when the value of the MRL Sensor state changes.

**MRL Sensor Changed Enable (Slot Control)** – When Set, this bit enables software notification on a MRL Sensor changed event (see Section 6.7.3.4).

MRL Sensor State (Slot Status) – This register reports the status of the MRL Sensor if one is implemented.

### 6.7.2.7. Electromechanical Interlock Registers

**Electromechanical Interlock Present (Slot Capabilities)** – This bit indicates if an Electromechanical Interlock is implemented.

Electromechanical Interlock Status (Slot Status) – This bit reflects the current state of the Electromechanical Interlock.

**Electromechanical Interlock Control (Slot Control)** – This bit when set to 1b toggles the state of the Electromechanical Interlock.

### 6.7.2.8. Command Completed Registers

No Command Completed Support (Slot Capabilities) – This bit when set to 1b indicates that this slot does not generate software notification when an issued command is completed by the Hot-Plug Controller.

**Command Completed (Slot Status)** – This bit is set when the Hot-Plug Controller completes an issued command and is ready to accept the next command.

Command Completed Interrupt Enable (Slot Control) – When Set, this bit enables software notification (see Section 6.7.3.4) when a command is completed by the hot-plug control logic.

20

### 6.7.2.9. Port Capabilities and Slot Information Registers

**Slot Implemented (PCI Express Capabilities)** – When Set, this bit indicates that the Link associated with this Downstream Port is connected to a slot.

**Physical Slot Number (Slot Capabilities)** – This hardware initialized field indicates the physical slot number attached to the Port.

Hot-Plug Capable (Slot Capabilities) – When Set, this bit indicates this slot is capable of supporting hot-plug.

**Hot-Plug Surprise (Slot Capabilities)** – When Set, this bit indicates that adapter removal from the system without any prior notification is permitted for the associated form factor.

### 6.7.2.10. Hot-Plug Interrupt Control Register

Hot-Plug Interrupt Enable (Slot Control) – When Set, this bit enables generation of the hot-plug interrupt on enabled hot-plug events.

### 6.7.3. PCI Express Hot-Plug Events

A Downstream Port with hot-plug capabilities supports the following hot-plug events:

☐ Slot Events:

15

- Attention Button Pressed
- Power Fault Detected
- MRL Sensor Changed
- Presence Detect Changed
- ☐ Command Completed Events
- ☐ Data Link Layer State Changed Events

Each of these events has a status field, which indicates that an event has occurred but has not yet been processed by software, and an enable field, which indicates whether the event is enabled for software notification. Some events also have a capability field, which indicates whether the event type is supported on the Port. The grouping of these fields by event type is listed in Section 6.7.2, and each individual field is described in Section 7.8.

#### 6.7.3.1. Slot Events

A Downstream Port with hot-plug capabilities monitors the slot it controls for the slot events listed above. When one of these slot events is detected, the Port indicates that the event has occurred by setting the status field associated with the event. At that point, the event is pending until software clears the status field.

Once a slot event is pending on a particular slot, all subsequent events of that type are ignored on that slot until the event is cleared. The Port must continue to monitor the slot for all other slot event types and report them as they occur.

If enabled through the associated enable field, slot events must generate a software notification. If the event is not supported on the Port as indicated by the associated capability field, software must not enable software notification for the event. The mechanism by which this notification is reported to software is described in Section 6.7.3.4.

### 6.7.3.2. Command Completed Events

Since changing the state of some hot-plug elements may not happen instantaneously, PCI Express supports hot-plug commands and command completed events. All hot-plug capable Ports are required to support hot-plug commands and, if the capability is reported, command completed events.

Software issues a command to a hot-plug capable Downstream Port by issuing a write transaction that targets any portion of the Port's Slot Control register. A single write to the Slot Control register is considered to be a single command, even if the write affects more than one field in the Slot Control register. In response to this transaction, the Port must carry out the requested actions and then set the associated status field for the command completed event. The Port must process the command normally even if the status field is already set when the command is issued. If a single command results in more than one action being initiated, the order in which the actions are executed is unspecified. All actions associated with a single command execution must not take longer than 1 second.

If command completed events are not supported as indicated by a value of 1b in the No Command Completed Support field of the Slot Capabilities register, a hot-plug capable Port must process a write transaction that targets any portion of the Port's Slot Control register without any dependency on previous Slot Control writes. Software is permitted to issue multiple Slot Control writes in sequence without any delay between the writes.

If command completed events are supported, then software must wait for a command to complete before issuing the next command. However, if the status field is not set after the 1 second limit on command execution, software is permitted to repeat the command or to issue the next command. If software issues a write before the Port has completed processing of the previous command and before the 1 second time limit has expired, the Port is permitted to either accept or discard the write. Such a write is considered a programming error, and could result in a discrepancy between the Slot Control register and the hot plug element state. To recover from such a programming error and return the controller to a consistent state, software must issue a write to the Slot Control register which conforms to the command completion rules.

If enabled through the associated enable field, the completion of a commands must generate a software notification. The exception to this rule is a command that occurs as a result of a write to the Slot Control register that disables software notification of command completed events. Such a command must be processed as described above, but must not generate a software notification.

5

10

15

20

25

### 6.7.3.3. Data Link Layer State Changed Events

10

15

The Data Link Layer State Changed event provides an indication that the state of the Data Link Layer Link Active bit in the Link Status register has changed. Support for Data Link Layer State Changed events and software notification of these events are required for hot-plug capable Downstream Ports. If this event is supported, the Port sets the status field associated with the event when the value in the Data Link Layer Link Active bit changes.

This event allows software to indirectly determine when power has been applied to a newly hot-plugged adapter. Software must wait for 100 ms after the Data Link Layer Link Active bit reads 1b before initiating a configuration access to the hot added device (see Section 6.6). Software must allow 1 second after the Data Link Layer Link Active bit reads 1b before it is permitted to determine that a hot plugged device which fails to return a Successful Completion for a Valid Configuration Request is a broken device (see Section 6.6).

The Data Link Layer State Changed event must occur within 1 second of the event that initiates the hot-insertion. If a power controller is supported, the time out interval is measured from when software initiated a write to the Slot Control register to turn on the power. If a power controller is not supported, the time out interval is measured from presence detect slot event. Software is allowed to time out on a hot add operation if the Data Link Layer State Changed event does not occur within 1 second. The action taken by software after such a timeout is implementation specific.

### 6.7.3.4. Software Notification of Hot-Plug Events

A hot-plug capable Downstream Port must support generation of an interrupt on a hot-plug event.

As described in Sections 6.7.3.1 and 6.7.3.2, each hot-plug event has both an enable bit for interrupt generation and a status bit that indicates when an event has occurred but has not yet been processed by software. There is also a Hot-Plug Interrupt Enable bit in the Slot Control register that serves as a master enable/disable bit for all hot-plug events.

If the Port is enabled for level-triggered interrupt signaling using the INTx messages, the virtual 25 INTx wire must be asserted whenever and as long as the following conditions are satisfied: ☐ The Interrupt Disable bit in the Command register is set to 0b. ☐ The Hot Plug Interrupt Enable bit in the Slot Control register is set to 1b. At least one hot-plug event status bit in the Slot Status register and its associated Enable bit in the Slot Control register are both set to 1b. Note that all other interrupt sources within the same Function will assert the same virtual INTx wire 30 when requesting service. If the Port is enabled for edge-triggered interrupt signaling using MSI or MSI-X, an interrupt message must be sent every time the logical AND of the following conditions transitions from FALSE to TRUE: The associated vector is unmasked (not applicable if MSI does not support PVM). 35 ☐ The Hot Plug Interrupt Enable bit in the Slot Control register is set to 1b.

At least one hot-plug event status bit in the Slot Status register and its associated Enable bit in the Slot Control register are both set to 1b.

Note that PME and Hot-Plug Event interrupts (when both are implemented) always share the same MSI or MSI-X vector, as indicated by the Interrupt Message Number field in the PCI Express Capabilities register.

The Port may optionally send an MSI when there are hot-plug events that occur while interrupt generation is disabled, and interrupt generation is subsequently enabled.

If wake generation is required by the associated form factor specification, a hot-plug capable Downstream Port must support generation of a wakeup event (using the PME mechanism) on hot-plug events that occur when the system is in a sleep state or the Port is in device state D1, D2, or D3<sub>Hot</sub>.

Software enables a hot-plug event to generate a wakeup event by enabling software notification of the event as described in Section 6.7.3.1. Note that in order for software to disable interrupt generation while keeping wakeup generation enabled, the Hot-Plug Interrupt Enable bit must be cleared. For form factors that support wake generation, a wakeup event must be generated if all three of the following conditions occur:

	The status	register	for an	enabled	event	transitions	from	not se	t to	set
--	------------	----------	--------	---------	-------	-------------	------	--------	------	-----

- $\square$  The Port is in device state D1, D2, or D3<sub>Ho</sub>, and
- ☐ The PME Enable bit in the Port's Power Management Control/Status register is set

Note that the Hot-Plug Controller generates the wakeup on behalf of the hot-plugged device, and it is not necessary for that device to have auxiliary (or main) power.

### 6.7.4. Firmware Support for Hot-Plug

Some systems that include hot-plug capable Root Ports and Switches that are released before ACPI-compliant operating systems with native hot-plug support are available, can use ACPI firmware for propagating hot-plug events. Firmware control of the hot-plug registers must be disabled if an operating system with native support is used. Platforms that provide ACPI firmware to propagate hot-plug events must also provide a mechanism to transfer control to the operating system. The details of this method are described in the *PCI Firmware Specification*.

### 6.8. Power Budgeting Capability

With the addition of a hot-plug capability for adapters, the need arises for the system to be capable of properly allocating power to any new devices added to the system. This capability is a separate and distinct function from power management and a basic level of support is required to ensure proper operation of the system. The power budgeting concept puts in place the building blocks that allow devices to interact with systems to achieve these goals. There are many ways in which the system can implement the actual power budgeting capabilities, and as such, they are beyond the scope of this specification.

Implementation of the Power Budgeting Capability is optional for devices that are implemented either in a form factor which does not require hot-plug support, or that are integrated on the system

5

10

15

25

30

board. Form factor specifications may require support for power budgeting. The devices and/or adapters are required to remain under the configuration power limit specified in the corresponding electromechanical specification until they have been configured and enabled by the system. The system should guarantee that power has been properly budgeted prior to enabling an adapter.

# 6.8.1. System Power Budgeting Process Recommendations

5	It is recommended that system firmware provide the power budget management agent the following information:		
	☐ Total system power budget (power supply information).		
	☐ Total power allocated by system firmware (system board devices).		
	☐ Total number of slots and the types of slots.		
10	System firmware is responsible for allocating power for all devices on the system board that do not have power budgeting capabilities. The firmware may or may not include devices that are connected to the standard power rails. When the firmware allocates the power for a device then it must set the SYSTEM_ALLOC bit to 1b to indicate that it has been properly allocated. The power budget manager is responsible for allocating all PCI Express devices including system board devices that have the Power Budgeting Capability and have not been marked allocated. The power budget manager is responsible for determining if hot-plugged devices can be budgeted and enabled in the system.		
	There are alternate methods which may provide the same functionality, and it is not required that the power budgeting process be implemented in this manner.		
	6.9. Slot Power Limit Control		
20	PCI Express provides a mechanism for software controlled limiting of the maximum power per slot that PCI Express adapter (associated with that slot) can consume. The key elements of this mechanism are:		
	☐ Slot Power Limit Value and Scale fields of the Slot Capabilities register implemented in the Downstream Ports of a Root Complex or a Switch		
25	☐ Captured Slot Power Limit Value and Scale fields of the Device Capability register implemented in Endpoint, Switch, or PCI Express-PCI Bridge Functions present in an Upstream Port		
30	Set_Slot_Power_Limit Message that conveys the content of the Slot Power Limit Value and Scale fields of the Slot Capability register of the Downstream Port (of a Root Complex or a Switch) to the corresponding Captured Slot Power Limit Value and Scale fields of the Device Capabilities register in the Upstream Port of the component connected to the same Link		

#### PCI EXPRESS BASE SPECIFICATION, REV. 2.0

	Power limits on the platform are typically controlled by the software (for example, platform firmware) that comprehends the specifics of the platform such as:		
	☐ Partitioning of the platform, including slots for I/O expansion using adapters		
	☐ Power delivery capabilities		
5	☐ Thermal capabilities		
	This software is responsible for correctly programming the Slot Power Limit Value and Scale fields of the Slot Capability registers of the Downstream Ports connected to slots. After the value has been written into the register within the Downstream Port, it is conveyed to the adapter using the Set_Slot_Power_Limit Message (see Section 2.2.8.5). The recipient of the Message must use the		
10	value in the Message data payload to limit usage of the power for the entire adapter, unless the adapter will never exceed the lowest value specified in the corresponding form factor specification. It is required that device driver software associated with the adapter be able (by reading the values of the Captured Slot Power Limit Value and Scale fields of the Device Capabilities register) to		
15	configure hardware of the adapter to guarantee that the adapter will not exceed the imposed limit. In the case where the platform imposes a limit that is below the minimum needed for adequate operation, the device driver will be able to communicate this discrepancy to higher level configuration software. Configuration software is required to set the Slot Power Limit to one of the maximum values specified for the corresponding form factor based on the capability of the platform.		
20	The following rules cover the Slot Power Limit control mechanism:		
	For Adapters:		
	Until and unless a Set_Slot_Power_Limit Message is received indicating a Slot Power Limit value greater than the lowest value specified in the form factor specification for the adapter's form factor, the adapter must not consume more than the lowest value specified.		
25	An adapter must never consume more power than what was specified in the most recently received Set_Slot_Power_Limit Message or the minimum value specified in the corresponding form factor specification, whichever is higher.		
30	Components with Endpoint, Switch, or PCI Express-PCI Bridge Functions that are targeted for integration on an adapter where total consumed power is below the lowest limit defined for the targeted form factor are permitted to ignore Set_Slot_Power_Limit Messages, and to return a value of 0 in the Captured Slot Power Limit Value and Scale fields of the Device Capabilities register		
	<ul> <li>Such components still must be able to receive the Set_Slot_Power_Limit Message without error but simply discard the Message value</li> </ul>		
35	For Root Complex and Switches which source slots:		
	Configuration software must not program a Set_Slot_Power_Limit value that indicates a limit that is lower than the lowest value specified in the form factor specification for the slot's form factor.		



10

15

20

30

# IMPLEMENTATION NOTE

### Example Adapter Behavior Based on the Slot Power Limit Control Capability

The following power limit scenarios are examples of how an adapter must behave based on the Slot Power Limit control capability. The form factor limits are representations, and should not be taken as actual requirements.

Note: Form factor #1 has a maximum power requirement of 40 W and 25 W; form factor #2 has a maximum power requirement of 15 W.

#### Scenario 1: An Adapter Consuming 12 W

If the adapter is plugged into a form factor #1 40 W slot, the Slot Power Limit control mechanism is followed, and the adapter operates normally.
If the adapter is plugged into a form factor #1 25 W slot, the Slot Power Limit control mechanism is followed, and the adapter operates normally.
If the adapter is plugged into a form factor #2 15 W slot, the Slot Power Limit control mechanism is followed, and the adapter operates normally.

In all cases, since the adapter operates normally within all the form factors, it can ignore any of the slot power limit Messages.

#### Scenario 2: An Adapter Consuming 18 W

If the adapter is plugged into a form factor #1 40 W slot, the Slot Power Limit control mechanism is followed, and the adapter operates normally.
If the adapter is plugged into a form factor #1 25 W slot, the Slot Power Limit control mechanism is followed, and the adapter operates normally.

☐ If the adapter is plugged into a form factor #2 15 W slot, the Slot Power Limit control mechanism is followed, and the adapter must scale down to 15 W or disable operation. An adapter that does not scale within any of the power limits for a given form factor will always be disabled in that form factor and should not be used.

In this case, if the adapter is only to be used in form factor #1, it can ignore any of the slot power limit Messages. To be useful in form factor #2, the adapter should be capable of scaling to the 25 power limit of form factor #2.

#### Scenario 3: An Adapter Consuming 30 W

If the adapter is plugged into a form factor #1 40 W slot, the Slot Power Limit control mechanism is followed, and the device operates normally.
If the adapter is plugged into a form factor #1 25 W slot, the Slot Power Limit control mechanism is followed, and the device must scale down to 25 W or disable operation.

- ☐ If the adapter is plugged into a form factor #2 15 W slot, the Slot Power Limit control mechanism is followed, and the adapter must scale down to 15 W or disable operation. An adapter that does not scale within any of the power limits for a given form factor will always be disabled in that form factor and should not be used.
- In this case, since the adapter consumes power above the lowest power limit for a slot, the adapter must be capable of scaling or disabling to prevent system failures. Operation of adapters at power levels that exceed the capabilities of the slots in which they are plugged must be avoided.



15

20

25

# IMPLEMENTATION NOTE

#### Slot Power Limit Control Registers

Typically Slot Power Limit registers within Downstream Ports of Root Complex or a Switch will be programmed by platform-specific software. Some implementations may use a hardware method for initializing the values of these registers and, therefore, not require software support.

Components with Endpoint, Switch, or PCI Express-PCI Bridge Functions that are targeted for integration on the adapter where total consumed power is below the lowest limit defined for that form factor are allowed to ignore Set\_Slot\_Power\_Limit Messages. Note that components that take this implementation approach may not be compatible with potential future defined form factors. Such form factors may impose lower power limits that are below the minimum required by a new adapter based on the existing component.

#### 6.10. Root Complex Topology Discovery

A Root Complex may present one of the following topologies to configuration software:

- A single opaque Root Complex such that software has no visibility with respect to internal operation of the Root Complex. All Root Ports are independent of each other from a software perspective; no mechanism exists to manage any arbitration among the various Root Ports for any differentiated services.
- A single Root Complex Component such that software has visibility and control with respect to internal operation of the Root Complex Component. As shown in Figure 6-11, software views the Root Ports as Ingress Ports for the component. The Root Complex internal Port for traffic aggregation to a system Egress Port or an internal sink unit (such as memory) is represented by an RCRB structure. Controls for differentiated services are provided through a Virtual Channel Capability structure located in the RCRB.




Figure 6-11: Root Complex Represented as a Single Component

Multiple Root Complex Components such that software not only has visibility and control with respect to internal operation of a given Root Complex Component but also has the ability to discover and control arbitration between different Root Complex Components. As shown in Figure 6-12, software views the Root Ports as Ingress Ports for a given component. An RCRB structure controls egress from the component to other Root Complex Components (RCRB C) or to an internal sink unit such as memory (RCRB A). In addition, an RCRB structure (RCRB B) may also be present in a given component to control traffic from other Root Complex Components. Controls for differentiated services are provided through Virtual Channel Capability structures located appropriately in the RCRBs respectively.

More complex topologies are possible as well.

A Root Complex topology can be represented as a collection of logical Root Complex Components such that each logical component has:

- ☐ One or more Ingress Ports.
- 15 An Egress Port.

5

- Optional associated Virtual Channel capabilities located either in the Configuration Space (for Root Ports) or in an RCRB (for internal Ingress/Egress Ports) if the Root Complex supports Virtual Channels.
- ☐ Optional devices/Functions integrated in the Root Complex.
- In order for software to correctly program arbitration and other control parameters for PCI Express differentiated services, software must be able to discover a Root Complex's internal topology. Root Complex topology discovery is accomplished by means of the Root Complex Link Declaration Capability as described in Section 7.13.




Figure 6-12: Root Complex Represented as Multiple Components

# 6.11. Link Speed Management

This section describes how Link speed management is coordinated between the LTSSM (Section 4.2.6) and the software Link observation and control mechanisms (Sections 7.8.6, 7.8.7, and 7.8.8).

- The Target Link Speed field in the Link Control 2 register sets the upper bound for the Link speed. Except as described below, the Upstream component must attempt to maintain the Link at the Target Link Speed, or at the highest speed supported by both components on the Link (as reported by the values in the training sets see Section 4.2.4.1), whichever is lower.
- If the Hardware Autonomous Speed Disable bit in the Link Control 2 register is clear, the component is permitted to autonomously adjust the Link speed using implementation specific criteria.

If the reliability of the Link is unacceptably low, then either component is permitted to lower the Link speed by removing the unreliable Link speed from the list of supported speeds advertised in the training sets the component transmits. The criteria for determination of acceptable Link reliability are implementation specific, and are not dependent on the setting of the Hardware Autonomous Speed Disable bit.

5

During any given speed negotiation it is possible that one or both components will advertise a subset of all speeds supported, as a means to cap the post-negotiation Link speed. It is permitted for a component to change its set of advertised supported speeds without requesting a Link speed change by driving the Link through Recovery without setting the speed change bit.

- When a component's attempt to negotiate to a particular Link speed fails, that component is not permitted to attempt negotiation to that Link speed, or to any higher Link speed, until 200 ms has passed from the return to L0 following the failed attempt, or until the other component on the Link advertises support for the higher Link speed through its transmitted training sets (with or without a request to change the Link speed), whichever comes first.
- Software is permitted to restrict the maximum speed of Link operation and set the preferred Link speed by setting the value in the Target Link Speed field in the Upstream component. After modifying the value in the Target Link Speed field, software must trigger Link retraining by writing 1b to the Retrain Link bit. Software is notified of any Link speed changes (as well as any Link width changes) through the Link Bandwidth Notification Mechanism.
- Software is permitted to cause a Link to transition to the Polling. Compliance LTSSM state by writing to the Target Link Speed field and setting the Enter Compliance bit in the Link Control 2 register in both components, and then initiating a Hot Reset on the Link (through the Upstream component). Software is required to write the same value into the Target Link Speed field in both the Upstream and Downstream components. Note that this will take the Link to a DL\_Down state and therefore cannot be done transparently to other software that is using the Link. The Downstream Port will return to Polling. Active when the Enter Compliance bit is cleared.

### 6.12. Access Control Services (ACS)

ACS defines a set of control points within a PCI Express topology to determine whether a TLP should be routed normally, blocked, or redirected. ACS is applicable to RCs, Switches, and multi-Function devices.<sup>59</sup>

	Function devices. <sup>59</sup>	
30	ACS provides the following types of access control:	
	☐ ACS Source Validation (V)	
	☐ ACS Translation Blocking (B)	
	☐ ACS P2P Request Redirect (R)	
	☐ ACS P2P Completion Redirect (C)	
35	☐ ACS Upstream Forwarding (U)	

<sup>&</sup>lt;sup>59</sup> Applicable Functions within multi-Function devices specifically include PCI Express Endpoints, Switch Upstream Ports, Legacy PCI Express Endpoints, and Root Complex Integrated Endpoints.

☐ ACS P2P Egress Control (E)		
□ ACS Direct Translated P2P (T)		
The specific requirements for each of these are discussed in the following section. The letter in parenthesis following each type is the abbreviation for the associated capability and control bits defined in Section 7.16.		
ACS hardware functionality is disabled by default, and is enabled only by ACS-aware software.		
6.12.1. ACS Component Capability Requirements		
ACS functionality is reported and managed via ACS Extended Capability structures. PCI Express components are permitted to implement ACS Extended Capability structures in some, none, or all of their applicable Functions. The extent of what is implemented is communicated through capability bits in each ACS Extended Capability structure. A given Function with an ACS Extended Capability structure may be required or forbidden to implement certain capabilities, depending upon the specific type of the Function and whether it is part of a multi-Function device.		
ACS is never applicable to a PCI Express to PCI Bridge Function or a Root Complex Event Collector Function, and such Functions must never implement an ACS Extended Capability structure.		
6.12.1.1. ACS Downstream Ports		
This section applies to Root Ports and Downstream Switch Ports that implement an ACS Extended Capability structure. This section applies to Downstream Port Functions both for single-Function devices and multi-Function devices.		
☐ ACS Source Validation: must be implemented.		
When enabled, the Downstream Port tests the Bus Number from the Requester ID of each Upstream Request received by the Port to determine if it is within the Bus Number "aperture" of the Port – the inclusive range specified by the Secondary Bus Number register and the Subordinate Bus Number register.		

☐ ACS Translation Blocking: must be implemented.

When enabled, the Downstream Port checks the Address Translation (AT) field of each Upstream Memory Request received by the Port. If the AT field is not the default value, this is a reported error (ACS Violation) associated with the Receiving Port (see Section 6.12.4).

If the Bus Number from the Requester ID of the Request is not within this aperture, this is a

reported error (ACS Violation) associated with the Receiving Port (see Section 6.12.4.)

Completions are never affected by ACS Translation Blocking.

Completions are never affected by ACS Source Validation.

5

10

15

20

25

	ACS P2P Request Redirect: must be implemented by Root Ports that support peer-to-peer traffic with other Root Ports <sup>60</sup> ; must be implemented by Switch Downstream Ports.
5	ACS P2P Request Redirect is subject to interaction with the ACS P2P Egress Control and ACS Direct Translated P2P mechanisms (if implemented). Refer to Section 6.12.3 for more information.
	When ACS P2P Request Redirect is enabled in a Switch Downstream Port, peer-to-peer Requests must be redirected Upstream towards the RC.
10	When ACS P2P Request Redirect is enabled in a Root Port, peer-to-peer Requests must be sent to Redirected Request Validation logic within the RC that determines whether the Request is "reflected" back Downstream towards its original target, or blocked as an ACS Violation error. The algorithms and specific controls for making this determination are not architected by this specification.
	Downstream Ports never redirect Requests that are traveling Downstream.
	Completions are never affected by ACS P2P Request Redirect.
15	ACS P2P Completion Redirect: must be implemented by Root Ports that implement ACS P2P Request Redirect; must be implemented by Switch Downstream Ports.
	The intent of ACS P2P Completion Redirect is to avoid ordering rule violations between Completions and Requests when Requests are redirected. Refer to Section 6.12.5 for more information.
20	ACS P2P Completion Redirect does not interact with ACS controls that govern Requests.
	When ACS P2P Completion Redirect is enabled in a Switch Downstream Port, peer-to-peer Read Completions that do not have the Relaxed Ordering Attribute bit set (1b) must be redirected Upstream towards the RC. Otherwise, peer-to-peer Completions must be routed normally.
25	When ACS P2P Completion Redirect is enabled in a Root Port, peer-to-peer Read Completions that do not have the Relaxed Ordering bit set must be handled such that they do not pass Requests that are sent to Redirected Request Validation logic within the RC. Such Completions must eventually be sent Downstream towards their original peer-to-peer targets, without incurring additional ACS access control checks.
30	Downstream Ports never redirect Completions that are traveling Downstream.
	Requests are never affected by ACS P2P Completion Redirect.
	ACS Upstream Forwarding: must be implemented by Root Ports if the RC supports Redirected Request Validation; must be implemented by Switch Downstream Ports.
35	When ACS Upstream Forwarding is enabled in a Switch Downstream Port, and its Ingress Port receives an Upstream Request or Completion TLP targeting the Port's own Egress Port, the Port must instead forward the TLP Upstream towards the RC.

<sup>&</sup>lt;sup>60</sup> Root Port indication of ACS P2P Request Redirect or ACS P2P Completion Redirect support does not imply any particular level of peer-to-peer support by the Root Complex, or that peer-to-peer traffic is supported at all

When ACS Upstream Forwarding is enabled in a Root Port, and its Ingress Port receives an Upstream Request or Completion TLP that targets the Port's own Egress Port, the Port must handle the TLP as follows. For a Request, the Root Port must handle it the same as a Request that the Port "redirects" with the ACS P2P Request Redirect mechanism. For a Completion, the Root Port must handle it the same as a Completion that the Port "redirects" with the ACS P2P Completion Redirect mechanism.

When ACS Upstream Forwarding is not enabled on a Downstream Port, and its Ingress Port receives an Upstream Request or Completion TLP that targets the Port's own Egress Port, the handling of the TLP is undefined.

10 ACS P2P Egress Control: implementation is optional.

ACS P2P Egress Control is subject to interaction with the ACS P2P Request Redirect and ACS Direct Translated P2P mechanisms (if implemented). Refer to Section 6.12.3 for more information.

A Switch that supports ACS P2P Egress Control can be selectively configured to block peer-to-peer Requests between its Downstream Ports. Software can configure the Switch to allow none or only a subset of its Downstream Ports to send peer-to-peer Requests to other Downstream Ports. This is configured on a per Downstream Port basis.

An RC that supports ACS P2P Egress Control can be selectively configured to block peer-to-peer Requests between its Root Ports. Software can configure the RC to allow none or only a subset of the Root Port hierarchies to send peer-to-peer Requests to other Root Port hierarchies. This is configured on a per Root Port basis.

With ACS P2P Egress Control in Downstream Ports, controls in the Ingress Port ("sending" Port) determine if the peer-to-peer Request is blocked, and if so, the Ingress Port handles the ACS Violation error per Section 6.12.4.

Completions are never affected by ACS P2P Egress Control.

☐ ACS Direct Translated P2P: must be implemented by Root Ports that support Address Translation Services (ATS) and also support peer-to-peer traffic with other Root Ports;<sup>61</sup> must be implemented by Switch Downstream Ports.

When ACS Direct Translated P2P is enabled in a Downstream Port, peer-to-peer Memory Requests whose Address Type (AT) field indicates a Translated address must be routed normally ("directly") to the peer Egress Port, regardless of ACS P2P Request Redirect and ACS P2P Egress Control settings. All other peer-to-peer Requests must still be subject to ACS P2P Request Redirect and ACS P2P Egress Control settings.

Completions are never affected by ACS Direct Translated P2P.

5

20

25

<sup>&</sup>lt;sup>61</sup> Root Port indication of ACS Direct Translated P2P support does not imply any particular level of peer-to-peer support by the Root Complex, or that peer-to-peer traffic is supported at all.

This section applies to multi-Function device ACS Functions, with the exception of Downstream

## 6.12.1.2. ACS Functions in Multi-Function Devices

	Por	rt Functions, which are covered in the preceding section.
		ACS Source Validation: must not be implemented.
		ACS Translation Blocking: must not be implemented.
5		ACS P2P Request Redirect: must be implemented by Functions that support peer-to-peer traffic with other Functions.
		ACS P2P Request Redirect is subject to interaction with the ACS P2P Egress Control and ACS Direct Translated P2P mechanisms (if implemented). Refer to Section 6.12.3 for more information.
10		When ACS P2P Request Redirect is enabled in a multi-Function device, peer-to-peer Requests (between Functions of the device) must be redirected Upstream towards the RC.
		Completions are never affected by ACS P2P Request Redirect.
		ACS P2P Completion Redirect: must be implemented by Functions that implement ACS P2P Request Redirect.
15		The intent of ACS P2P Completion Redirect is to avoid ordering rule violations between Completions and Requests when Requests are redirected. Refer to Section 6.12.5 for more information.
		ACS P2P Completion Redirect does not interact with ACS controls that govern Requests.
20		When ACS P2P Completion Redirect is enabled in a multi-Function device, peer-to-peer Read Completions that do not have the Relaxed Ordering bit set must be redirected Upstream towards the RC. Otherwise, peer-to-peer Completions must be routed normally.
		Requests are never affected by ACS P2P Completion Redirect.
		ACS Upstream Forwarding: must not be implemented.
25		ACS P2P Egress Control: implementation is optional; is based on Function Numbers; controls peer-to-peer Requests between the different Functions within the multi-Function device.
		ACS P2P Egress Control is subject to interaction with the ACS P2P Request Redirect and ACS Direct Translated P2P mechanisms (if implemented). Refer to Section 6.12.3 for more information.
30		Each Function within a multi-Function device that supports ACS P2P Egress Control can be selectively enabled to block peer-to-peer communication with other Functions within the device. This is configured on a per Function basis. Conceptually, the Functions are interconnected through a transparent embedded Switch, and access control uses logic similar to that in a Switch but validates whether the Function field within the Requester ID of a Request is allowed or not.
35		With ACS P2P Egress Control in multi-Function devices, controls in the "sending" Function determine if the Request is blocked, and if so, the "sending" Function handles the ACS Violation error per Section 6.12.4.
		Completions are never affected by ACS P2P Egress Control.

ACS Direct Translated P2P: must be implemented if the multi-Function device Function supports Address Translation Services (ATS) and also peer-to-peer traffic with other Functions.

When ACS Direct Translated P2P is enabled in a multi-Function device Function, peer-to-peer Memory Requests whose Address Type (AT) field indicates a Translated address must be routed normally ("directly") to the peer Function, regardless of ACS P2P Request Redirect and ACS P2P Egress Control settings. All other peer-to-peer Requests must still be subject to ACS P2P Request Redirect and ACS P2P Egress Control settings.

Completions are never affected by ACS Direct Translated P2P.

#### 6.12.1.3. Functions in Single-Function Devices

This section applies to single-Function device Functions, with the exception of Downstream Port Functions, which are covered in a preceding section. No ACS capabilities are applicable, and the Function must not implement an ACS Extended Capability structure.

### 6.12.2. Interoperability

5

10

15

20

30

The following rules govern interoperability between ACS and non-ACS components:

- ☐ When ACS P2P Request Redirect and ACS P2P Completion Redirect are not being used, ACS and non-ACS components may be intermixed within a topology and will interoperate fully. ACS can be enabled in a subset of the ACS components without impacting interoperability.
- ☐ When ACS P2P Request Redirect, ACS P2P Completion Redirect, or both are being used, certain components in the PCI Express hierarchy must support ACS Upstream Forwarding (of Upstream redirected Requests). Specifically:
  - The associated Root Port<sup>62</sup> must support ACS Upstream Forwarding. Otherwise, how the Root Port handles Upstream redirected Request or Completion TLPs is undefined. The RC must also implement Redirected Request Validation.
  - Between each ACS component where P2P TLP redirection is enabled and its associated Root Port, any intermediate Switches must support ACS Upstream Forwarding. Otherwise, how such Switches handle Upstream redirected TLPs is undefined.

#### 6.12.3. ACS Peer-to-Peer Control Interactions

With each peer-to-peer Request, multiple ACS control mechanisms may interact to determine whether the Request is routed directly towards its peer-to-peer target, blocked immediately as an ACS Violation, or redirected Upstream towards the RC for access validation. Peer-to-peer Completion redirection is determined exclusively by the ACS P2P Completion Redirect mechanism.

If ACS Direct Translated P2P is enabled in a Port/Function, peer-to-peer Memory Requests whose Address Translation (AT) field indicates a Translated address must be routed normally ("directly")

<sup>62</sup> Not applicable for ACS Redirect between Functions of a multi-Function Root Complex Integrated Endpoint.

to the peer Port/Function, regardless of ACS P2P Request Redirect and ACS P2P Egress Control settings. Otherwise such Requests, and unconditionally all other peer-to-peer Requests, must be subject to ACS P2P Request Redirect and ACS P2P Egress Control settings. Specifically, the applicable Egress Control Vector bit, along with the ACS P2P Egress Control Enable bit (E) and the ACS P2P Request Redirect Enable bit (R), determine how the Request is handled. Refer to Section 7.16 for descriptions of these control bits. Table 6-8 specifies the interactions.

Control Bit E (b)	Control Bit R (b)	Egress Control Vector Bit for the Associated Egress Switch Port, Root Port, or Function	Required Handling for Peer-to-Peer Requests
0	0	X – Don't care	Route directly to peer-to-peer target
0	1	X – Don't Care	Redirect Upstream
1	0	1	Handle as an ACS Violation
1	0	0	Route directly to peer-to-peer target
1	1	1	Redirect Upstream
1	1	0	Route directly to peer-to-peer target

Table 6-8: ACS P2P Request Redirect and ACS P2P Egress Control Interactions

#### 6.12.4. ACS Violation Error Handling

10

20

ACS Violations may occur due to either hardware or software defects/failures. To assist in fault isolation and root cause analysis, it is recommended that AER be implemented in ACS components. The AER Header Log register can log the header of the offending Request. The ACS Violation Status, Mask, and Severity bits provide positive identification of the error and increased control over error logging and signaling.

When an ACS Violation is detected, the ACS component that operates as the Completer<sup>63</sup> must do the following:

- For Non-Posted Requests, the Completer must generate a Completion with a Completer Abort (CA) Completion Status.
  - ☐ The Completer must log and signal the ACS Violation as indicated in Figure 6-2. Note the following:
    - Even though the Completer uses a CA Completion Status when it sends a Completion, the Completer must log an ACS Violation error instead of a Completer Abort error.
    - If the severity of the ACS Violation is non-fatal and the Completer sends a Completion with CA Completion Status, this case must be handled as an Advisory Non-Fatal Error as described in Section 6.2.3.2.4.1.

<sup>&</sup>lt;sup>63</sup> In all cases but one, the ACS component that detects the ACS Violation also operates as the Completer. The exception case is when Root Complex Redirected Request Validation logic disallows a redirected Request. If the redirected Request came through a Root Port, that Root Port must operate as the Completer. If the redirected Request came from a Root Complex Integrated Endpoint, the associated Root Complex Event Collector must operate as the Completer.

☐ The Completer<sup>64</sup> must set the Signaled Target Abort bit in either its Status register or Secondary Status register as appropriate.

### 6.12.5. ACS Redirection Impacts on Ordering Rules

When ACS P2P Request Redirect is enabled, some or all peer-to-peer Requests are redirected, which can cause ordering rule violations in some cases. This section explores those cases, plus a similar case that occurs with RCs that implement "Request Retargeting" as an alternative mechanism for enforcing peer-to-peer access control.

#### 6.12.5.1. Completions Passing Posted Requests

When a peer-to-peer Posted Request is redirected, a subsequent peer-to-peer non-RO<sup>65</sup> Read Completion that is routed directly can effectively pass the redirected Posted Request, violating the ordering rule that non-RO Read Completions must not pass Posted Requests. Refer to Section 2.4.1 for more information.

ACS P2P Completion Redirect can be used to avoid violating this ordering rule. When ACS P2P Completion Redirect is enabled, all peer-to-peer non-RO Read Completions will be redirected, thus taking the same path as redirected peer-to-peer Posted Requests. Enabling ACS P2P Completion Redirect when some or all peer-to-peer Requests are routed directly will not cause any ordering rule violations, since it is permitted for a given Completion to be passed by any TLP other than another Completion with the same Transaction ID.

As an alternative mechanism to ACS P2P Request Redirect for enforcing peer-to-peer access control, some RCs implement "Request Retargeting", where the RC supports special address ranges for "peer-to-peer" traffic, and the RC will retarget validated Upstream Requests to peer devices. Upon receiving an Upstream Request targeting a special address range, the RC validates the Request, translates the address to target the appropriate peer device, and sends the Request back Downstream. With retargeted Requests that are Non-posted, if the RC does not modify the Requester ID, the resulting Completions will travel "directly" peer-to-peer back to the original Requester, creating the possibility of non-RO Read Completions effectively passing retargeted Posted Requests, violating the same ordering rule as when ACS P2P Request Redirect is being used. ACS P2P Completion Redirect can be used to avoid violating this ordering rule here as well.

If ACS P2P Request Redirect and RC P2P Request Retargeting are not being used, there's no envisioned benefit to enabling ACS P2P Completion Redirect, and it is recommended not to do so because of potential performance impacts.

10

15

20

<sup>&</sup>lt;sup>64</sup> Similarly, if the Request was Non-Posted, when the Requester receives the resulting Completion with CA Completion Status, the Requester must set the Received Target Abort bit in either its Status register or Secondary Status register as appropriate. Note that for the case of a multi-Function device incurring an ACS Violation error with a peer-to-peer Request between its Functions, the same Function might serve both as Requester and Completer.

<sup>&</sup>lt;sup>65</sup> In this section, "non-RO" is an abbreviation characterizing TLPs whose Relaxed Ordering Attribute field is not set.



# IMPLEMENTATION NOTE

#### Performance Impacts with ACS P2P Completion Redirect

While the use of ACS P2P Completion Redirect can avoid ordering violations with Completions passing Posted Requests, it also may impact performance. Specifically, all redirected Completions will have to travel up to the RC from the point of redirection and back, introducing extra latency and possibly increasing Link and RC congestion.

Since peer-to-peer Read Completions with the Relaxed Ordering bit set are never redirected (thus avoiding performance impacts), it is strongly recommended that Requesters be implemented to maximize the proper use of Relaxed Ordering, and that software enable Requesters to utilize Relaxed Ordering by setting the Enable Relaxed Ordering bit in the Device Control register.

If software enables ACS P2P Request Redirect, RC P2P Request Retargeting, or both, and software is certain that proper operation is not compromised by peer-to-peer non-RO Read Completions passing peer-to-peer<sup>66</sup> Posted Requests, it is recommended that software leave ACS P2P Completion Redirect disabled as a way to avoid its performance impacts.

#### 6.12.5.2. Requests Passing Posted Requests

When some peer-to-peer Requests are redirected but other peer-to-peer Requests are routed directly, the possibility exists of violating the ordering rules where Non-posted Requests or non-RO Posted Requests must not pass Posted Requests. Refer to Section 2.4.1 for more information.

These ordering rule violation possibilities exist only when ACS P2P Request Redirect and ACS Direct Translated P2P are both enabled. Software should not enable both these mechanisms unless it is certain either that such ordering rule violations can't occur, or that proper operation will not be compromised if such ordering rule violations do occur.

<sup>&</sup>lt;sup>66</sup> These include true peer-to-peer Requests that are redirected by the ACS P2P Request Redirect mechanism, as well as "logically peer-to-peer" Requests routed to the Root Complex that the Root Complex then retargets to the peer device.



20

# IMPLEMENTATION NOTE

#### Ensuring Proper Operation with ACS Direct Translated P2P

The intent of ACS Direct Translated P2P is to optimize performance in environments where Address Translation Services (ATS) are being used with peer-to-peer communication whose access control is enforced by the RC. Permitting peer-to-peer Requests with Translated addresses to be routed directly avoids possible performance impacts associated with redirection, which introduces extra latency and may increase Link and RC congestion.

For the usage model where peer-to-peer Requests with Translated addresses are permitted, but those with Untranslated addresses are to be blocked as ACS Violations, it is recommended that software enable ACS Direct Translated P2P and ACS P2P Request Redirect, and configure the Redirected Request Validation logic in the RC to block the redirected Requests with Untranslated addresses. This configuration has no ordering rule violations associated with Requests passing Posted Requests.

For the usage model where some Requesters use Translated addresses exclusively with peer-to-peer Requests and some Requesters use Untranslated addresses exclusively with peer-to-peer Requests, and the two classes of Requesters do not communicate peer-to-peer with each other, proper operation is unlikely to be compromised by redirected peer-to-peer Requests (with Untranslated addresses) being passed by direct peer-to-peer Requests (with Translated addresses). It is recommended that software not enable ACS Direct Translated P2P unless software is certain that proper operation is not compromised by the resulting ordering rule violations.

For the usage model where a single Requester uses both Translated and Untranslated addresses with peer-to-peer Requests, again it is recommended that software not enable ACS Direct Translated P2P unless software is certain that proper operation is not compromised by the resulting ordering rule violations. This requires a detailed analysis of the peer-to-peer communications models being used, and is beyond the scope of this specification.

## 7. Software Initialization and Configuration

The PCI Express Configuration model supports two Configuration Space access mechanisms:

- ☐ PCI compatible Configuration Access Mechanism (CAM)
- ☐ PCI Express Enhanced Configuration Access Mechanism (ECAM)

The PCI compatible mechanism supports 100% binary compatibility with PCI 3.0 or later aware operating systems and their corresponding bus enumeration and configuration software.

The enhanced mechanism is provided to increase the size of available Configuration Space and to optimize access mechanisms.

### 7.1. Configuration Topology

5

10

15

To maintain compatibility with PCI software configuration mechanisms, all PCI Express elements have a PCI-compatible Configuration Space. Each PCI Express Link originates from a logical PCI-PCI Bridge and is mapped into Configuration Space as the secondary bus of this Bridge. The Root Port is a PCI-PCI Bridge structure that originates a PCI Express Link from a PCI Express Root Complex (see Figure 7-1).

A PCI Express Switch is represented by multiple PCI-PCI Bridge structures connecting PCI Express Links to an internal logical PCI bus (see Figure 7-2). The Switch Upstream Port is a PCI-PCI Bridge; the secondary bus of this Bridge represents the Switch's internal routing logic. Switch Downstream Ports are PCI-PCI Bridges bridging from the internal bus to buses representing the Downstream PCI Express Links from a PCI Express Switch. Only the PCI-PCI Bridges representing the Switch Downstream Ports may appear on the internal bus. Endpoints, represented by Type 0 Configuration Space headers, are not permitted to appear on the internal bus.

A PCI Express Endpoint is mapped into Configuration Space as a single Function in a Device, which might contain multiple Functions or just that Function. PCI Express Endpoints and Legacy Endpoints are required to appear within one of the Hierarchy Domains originated by the Root Complex, meaning that they appear in Configuration Space in a tree that has a Root Port as its head. Root Complex Integrated Endpoints and Root Complex Event Collectors do not appear within one of the Hierarchy Domains originated by the Root Complex. These appear in Configuration Space as peers of the Root Ports.

Unless otherwise specified, requirements in the Configuration Space definition for a device apply to single Function devices as well as to each Function individually of a multi-Function device.




Figure 7-1: PCI Express Root Complex Device Mapping




Figure 7-2: PCI Express Switch Device Mapping 67

## 7.2. PCI Express Configuration Mechanisms

PCI Express extends the Configuration Space to 4096 bytes per Function as compared to 256 bytes allowed by *PCI Local Bus Specification*, *Revision 3.0*. PCI Express Configuration Space is divided into a PCI 3.0 compatible region, which consists of the first 256 bytes of a Function's Configuration Space, and a PCI Express Extended Configuration Space which consists of the remaining Configuration Space (see Figure 7-3). The PCI 3.0 compatible Configuration Space can be accessed using either the mechanism defined in the *PCI Local Bus Specification*, *Revision 3.0* or the PCI Express

<sup>&</sup>lt;sup>67</sup> Future PCI Express Switches may be implemented as a single Switch device component (without the PCI-PCI Bridges) that is not limited by legacy compatibility requirements imposed by existing PCI software.

Enhanced Configuration Access Mechanism (ECAM) described later in this section. Accesses made using either access mechanism are equivalent. The PCI Express Extended Configuration Space can only be accessed by using the ECAM.<sup>68</sup>




Figure 7-3: PCI Express Configuration Space Layout

### 7.2.1. PCI 3.0 Compatible Configuration Mechanism

The PCI 3.0 compatible PCI Express Configuration Mechanism supports the PCI Configuration Space programming model defined in the *PCI Local Bus Specification*, Revision 3.0. By adhering to this model, systems incorporating PCI Express interfaces remain compliant with conventional PCI bus enumeration and configuration software.

In the same manner as PCI 3.0 device Functions, PCI Express device Functions are required to provide a Configuration Space for software-driven initialization and configuration. Except for the differences described in this chapter, the PCI Express Configuration Space headers are organized to correspond with the format and behavior defined in the PCI Local Bus Specification, Revision 3.0 (Section 6.1).

The PCI 3.0 compatible Configuration Access Mechanism uses the same Request format as the ECAM. For PCI compatible Configuration Requests, the Extended Register Address field must be all zeros.

<sup>&</sup>lt;sup>68</sup> The ECAM operates independently from the mechanism defined in the *PCI Local Bus Specification, Revision 3.0* for generation of configuration transactions; there is no implied ordering between the two.

# 7.2.2. PCI Express Enhanced Configuration Access Mechanism (ECAM)

For systems that are PC-compatible, or that do not implement a processor-architecture-specific firmware interface standard that allows access to the Configuration Space, the ECAM is required as defined in this section.

For systems that implement a processor-architecture-specific firmware interface standard that allows access to the Configuration Space, the operating system uses the standard firmware interface, and the hardware access mechanism defined in this section is not required. For example, for systems that are compliant with *Developer's Interface Guide for 64-bit Intel Architecture-based Servers (DIG64), Version 2.1*,69 the operating system uses the SAL firmware service to access the Configuration Space.

In all systems, device drivers are encouraged to use the application programming interface (API) provided by the operating system to access the Configuration Space of its device and not directly use the hardware mechanism.

The ECAM utilizes a flat memory-mapped address space to access device configuration registers. In this case, the memory address determines the configuration register accessed and the memory data updates (for a write) or returns the contents of (for a read) the addressed register. The mapping from memory address space to PCI Express Configuration Space address is defined in Table 7-1.

The size and base address for the range of memory addresses mapped to the Configuration Space are determined by the design of the host bridge and the firmware. They are reported by the firmware to the operating system in an implementation-specific manner. The size of the range is determined by the number of bits that the host bridge maps to the Bus Number field in the configuration address. In Table 7-1, this number of bits is represented as n, where  $1 \le n \le 8$ . A host bridge that maps n memory address bits to the Bus Number field supports Bus Numbers from 0 to  $2^n - 1$ , inclusive, and the base address of the range is aligned to a  $2^{(n+20)}$ -byte memory address boundary. Any bits in the Bus Number field that are not mapped from memory address bits must be Clear.

25	For example, if a system maps three memory address bits to the Bus Number field, the following all true:	
	$\square$ $n=3$ .	
	Address bits A[63:23] are used for the base address, which is aligned to a 2 <sup>23</sup> -byte (8-MB) boundary.	
30	Address bits A[22:20] are mapped to bits [2:0] in the Bus Number field.	
	☐ Bits [7:3] in the Bus Number field are set to Clear.	
	☐ The system is capable of addressing Bus Numbers between 0 and 7, inclusive.	
35	A minimum of one memory address bit $(n = 1)$ must be mapped to the Bus Number field. Systems are encouraged to map additional memory address bits to the Bus Number field as needed to support a larger number of buses. Systems that support more than 4 GB of memory addresses are	

5

10

15

<sup>&</sup>lt;sup>69</sup> Developer's Interface Guide for 64-bit Intel Architecture-based Servers (DIG64), Version 2.1, January 2002, www.dig64.org

encouraged to map eight bits of memory address (n = 8) to the Bus Number field. Note that in systems that include multiple host bridges with different ranges of Bus Numbers assigned to each host bridge, the highest Bus Number for the system is limited by the number of bits mapped by the host bridge to which the highest bus number is assigned. In such a system, the highest Bus Number assigned to a particular host bridge would be greater, in most cases, than the number of buses assigned to that host bridge. In other words, for each host bridge, the number of bits mapped to the Bus Number field, n, must be large enough that the highest Bus Number assigned to each particular bridge must be less than or equal to  $2^n - 1$  for that bridge.

In some processor architectures, it is possible to generate memory accesses that cannot be expressed in a single Configuration Request, for example due to crossing a DW aligned boundary, or because a locked access is used. A Root Complex implementation is not required to support the translation to Configuration Requests of such accesses.

10

15

Table 7-1: Enhanced Configuration Address Mapping

Memory Address <sup>70</sup>	PCI Express Configuration Space
A[(20 + n - 1):20]	Bus Number $1 \le n \le 8$
A[19:15]	Device Number
A[14:12]	Function Number
A[11:8]	Extended Register Number
A[7:2]	Register Number
A[1:0]	Along with size of the access, used to generate Byte Enables

The system hardware must provide a method for the system software to guarantee that a write transaction using the ECAM is completed by the completer before system software execution continues.

<sup>&</sup>lt;sup>70</sup> This address refers to the byte-level address from a software point of view.



20

25

# IMPLEMENTATION NOTE

#### Ordering Considerations for the Enhanced Configuration Access Mechanism

The ECAM converts memory transactions from the host CPU into Configuration Requests on the PCI Express fabric. This conversion potentially creates ordering problems for the software, because writes to memory addresses are typically posted transactions but writes to Configuration Space are not posted on the PCI Express fabric.

Generally, software does not know when a posted transaction is completed by the completer. In those cases in which the software must know that a posted transaction is completed by the completer, one technique commonly used by the software is to read the location that was just written. For systems that follow the PCI ordering rules throughout, the read transaction will not complete until the posted write is complete. However, since the PCI ordering rules allow nonposted write and read transactions to be reordered with respect to each other, the CPU must wait 10 for a non-posted write to complete on the PCI Express fabric to be guaranteed that the transaction is completed by the completer.

As an example, software may wish to configure a device Function's Base Address register by writing to the device using the ECAM, and then read a location in the memory-mapped range described by this Base Address register. If the software were to issue the memory-mapped read before the ECAM write was completed, it would be possible for the memory-mapped read to be re-ordered and arrive at the device before the Configuration Write Request, thus causing unpredictable results.

To avoid this problem, processor and host bridge implementations must ensure that a method exists for the software to determine when the write using the ECAM is completed by the completer.

This method may simply be that the processor itself recognizes a memory range dedicated for mapping ECAM accesses as unique, and treats accesses to this range in the same manner that it would treat other accesses that generate non-posted writes on the PCI Express fabric, i.e., that the transaction is not posted from the processor's viewpoint. An alternative mechanism is for the host bridge (rather than the processor) to recognize the memory-mapped Configuration Space accesses and not to indicate to the processor that this write has been accepted until the non-posted Configuration Transaction has completed on the PCI Express fabric. A third alternative would be for the processor and host bridge to post the memory-mapped write to the ECAM and for the host bridge to provide a separate register that the software can read to determine when the Configuration Write Request has completed on the PCI Express fabric. Other alternatives are also possible.



15

# IMPLEMENTATION NOTE

#### Generating Configuration Requests

Because Root Complex implementations are not required to support the generation of Configuration Requests from accesses that cross DW boundaries, or that use locked semantics, software should take care not to cause the generation of such accesses when using the memorymapped ECAM unless it is known that the Root Complex implementation being used will support the translation.

#### Host Bridge Requirements 7.2.2.1.

For those systems that implement the ECAM, the PCI Express Host Bridge is required to translate the memory-mapped PCI Express Configuration Space accesses from the host processor to PCI Express configuration transactions. The use of Host Bridge PCI class code is reserved for backwards compatibility; host Bridge Configuration Space is opaque to standard PCI Express software and may be implemented in an implementation specific manner that is compatible with PCI Host Bridge Type 0 Configuration Space. A PCI Express Host Bridge is not required to signal errors through a Root Complex Event Collector. This support is optional for PCI Express Host Bridges.

### PCI Express Device Requirements

Devices must support an additional 4 bits for decoding configuration register access, i.e., they must decode the Extended Register Address[3:0] field of the Configuration Request header.



15

# IMPLEMENTATION NOTE

#### Device-Specific Registers in Configuration Space

It is strongly recommended that PCI Express devices place no registers in Configuration Space other than those in headers or Capability structures architected by applicable PCI specifications.

Device-specific registers that have legitimate reasons to be placed in Configuration Space (e.g., they need to be accessible before Memory Space is allocated) should be placed in a Vendor-Specific Capability structure (in PCI Compatible Configuration Space) or a Vendor-Specific Extended Capability structure (in PCI Express Extended Configuration Space).

Device-specific registers accessed in the run-time environment by drivers should be placed in Memory Space that is allocated by one or more Base Address registers. Even though PCI Compatible or PCI Express Extended Configuration Space may have adequate room for run-time device-specific registers, placing them there is highly discouraged for the following reasons:

- Not all Operating Systems permit drivers to access Configuration Space directly.
- ☐ Some platforms provide access to Configuration Space only via firmware calls, which typically have substantially lower performance compared to mechanisms for accessing Memory Space.
- ☐ Even on platforms that provide direct access to a memory-mapped PCI Express Enhanced Configuration Mechanism, performance for accessing Configuration Space will typically be significantly lower than for accessing Memory Space since:
  - Configuration Reads and Writes must usually be DWORD or smaller in size,
  - Configuration Writes are usually not posted by the platform, and
  - Some platforms support only one outstanding Configuration Write at a time.

#### Root Complex Register Block 7.2.3.

- A Root Port or Root Complex Integrated Endpoint may be associated with an optional 4096-byte 20 block of memory mapped registers referred to as the Root Complex Register Block (RCRB). These registers are used in a manner similar to Configuration Space and can include PCI Express Extended Capabilities and other implementation specific registers that apply to the Root Complex. The structure of the RCRB is described in Section 7.9.2.
- Multiple Root Ports or internal devices are permitted to be associated with the same RCRB. The 25 RCRB memory-mapped registers must not reside in the same address space as the memory-mapped Configuration Space or Memory Space.

A Root Complex implementation is not required to support accesses to an RCRB that cross DWORD aligned boundaries or accesses that use locked semantics.



15

20

25

# IMPLEMENTATION NOTE

#### Accessing Root Complex Register Block

Because Root Complex implementations are not required to support accesses to a RCRB that cross DW boundaries, or that use locked semantics, software should take care not to cause the generation of such accesses when accessing a RCRB unless the Root Complex will support the access.

#### 7.3. **Configuration Transaction Rules**

#### 7.3.1. **Device Number**

As in conventional PCI and PCI-X, all PCI Express components are restricted to implementing a single Device Number on their primary interface (Upstream Port), but are permitted to implement up to eight independent Functions within that Device Number. Each internal Function is selected based on decoded address information that is provided as part of the address portion of Configuration Request packets.

Switches and Root Complexes must associate only Device 0 with the device attached to the Logical Bus representing the Link from a Switch Downstream Port or a Root Port. Configuration Requests targeting the Bus Number associated with a Link specifying Device Number 0 are delivered to the device attached to the Link; Configuration Requests specifying all other Device Numbers (1-31) must be terminated by the Switch Downstream Port or the Root Port with an Unsupported Request Completion Status (equivalent to Master Abort in PCI). Devices must not assume that Device Number 0 is associated with their Upstream Port, but must capture their assigned Device Number as discussed in Section 2.2.6.2. Devices must respond to all Type 0 Configuration Read Requests, regardless of the Device Number specified in the Request.

Switches, and components wishing to incorporate more than eight Functions at their Upstream Port, are permitted to implement one or more "virtual switches" represented by multiple Type 1 (PCI-PCI Bridge) Configuration Space headers as illustrated in Figure 7-2. These virtual switches serve to allow fan-out beyond eight Functions. Since Switch Downstream Ports are permitted to appear on any Device Number, in this case all address information fields (Bus, Device, and Function Numbers) must be completely decoded to access the correct register. Any Configuration Request targeting an unimplemented Bus, Device, or Function must return a Completion with Unsupported Request Completion Status.

The following section provides details of the Configuration Space addressing mechanism.

### 7.3.2. Configuration Transaction Addressing

PCI Express Configuration Requests use the following addressing fields: ☐ Bus Number – PCI Express maps logical PCI Bus Numbers onto PCI Express Links such that PCI 3.0 compatible configuration software views the Configuration Space of a PCI Express Hierarchy as a PCI hierarchy including multiple bus segments. Device Number – Device Number association is discussed in Section 7.3.1. ☐ Function Number – PCI Express also supports multi-Function devices using the same discovery mechanism as PCI 3.0. ☐ Extended Register Number and Register Number – Specify the Configuration Space address of the register being accessed (concatenated such that the Extended Register Number forms the more significant bits). 10 7.3.3. Configuration Request Routing Rules For Endpoints, the following rules apply: ☐ If Configuration Request Type is 1, • Follow the rules for handling Unsupported Requests ☐ If Configuration Request Type is 0, Determine if the Request addresses a valid local Configuration Space 15 If so, process the Request ♦ If not, follow rules for handling Unsupported Requests For Root Ports, Switches, and PCI Express-PCI Bridges, the following rules apply: Propagation of Configuration Requests from Downstream to Upstream as well as peer-to-peer are not supported 20 Configuration Requests are initiated only by the Host Bridge ☐ If Configuration Request Type is 0, Determine if the Request addresses a valid local Configuration Space

♦ If not, follow rules for handling Unsupported Requests

If so, process the Request

- ☐ If Configuration Request Type is 1, apply the following tests, in sequence, to the Bus Number field:
  - If in the case of a PCI Express-PCI Bridge, equal to the Bus Number assigned to secondary PCI bus or, in the case of a Switch or Root Complex, equal to the Bus Number and decoded Device Numbers assigned to one of the Root (Root Complex) or Downstream Ports (Switch),
    - ◆ Transform the Request to Type 0 by changing the value in the Type[4:0] field of the Request (see Table 2-3) all other fields of the Request remain unchanged
    - ◆ Forward the Request to that Downstream Port (or PCI bus, in the case of a PCI Express-PCI Bridge)
  - If not equal to the Bus Number of any of Downstream Ports or secondary PCI bus, but in the range of Bus Numbers assigned to either a Downstream Port or a secondary PCI bus,
    - ♦ Forward the Request to that Downstream Port interface without modification
  - Else (none of the above)
    - ♦ The Request is invalid follow the rules for handling Unsupported Requests
- PCI Express-PCI Bridges must terminate as Unsupported Requests any Configuration Requests for which the Extended Register Address field is non-zero that are directed towards a PCI bus that does not support Extended Configuration Space.

Note: This type of access is a consequence of a programming error.

- 20 Additional rule specific to Root Complexes:
  - ☐ Configuration Requests addressing Bus Numbers assigned to devices within the Root Complex are processed by the Root Complex
    - The assignment of Bus Numbers to the devices within a Root Complex may be done in an implementation specific way.
- 25 For all types of devices:

5

10

15

30

All other Configuration Space addressing fields are decoded according to the PCI Local Bus Specification, Revision 3.0.

### 7.3.4. PCI Special Cycles

PCI Special Cycles (see the *PCI Local Bus Specification*, Revision 3.0 for details) are not directly supported by PCI Express. PCI Special Cycles may be directed to PCI bus segments behind PCI Express-PCI Bridges using Type 1 Configuration Cycles as described in *PCI Local Bus Specification*, Revision 3.0.

## 7.4. Configuration Register Types

Configuration register fields are assigned one of the attributes described in Table 7-2. All PCI Express components, with exception of the Root Complex and system-integrated devices, initialize register fields to specified default values. Root Complexes and system-integrated devices initialize register fields as required by the firmware for a particular system implementation.

Table 7-2: Register and Register Bit-Field Types

Register Attribute	Description
Hwlnit	Hardware Initialized – Register bits are initialized by firmware or hardware mechanisms such as pin strapping or serial EEPROM. (System firmware hardware initialization is only allowed for system integrated devices.) Bits are readonly after initialization and can only be reset (for write-once by firmware) with Fundamental Reset (see Section 6.6.1). HwInit register bits are not modified by an FLR.
RO	<b>Read-only</b> – Register bits are read-only and cannot be altered by software. Register bits are permitted to be initialized by hardware mechanisms such as pin strapping or serial EEPROM.
RW	Read-Write – Register bits are read-write and are permitted to be either Set or Cleared by software to the desired state.
RW1C	Write-1-to-clear status – Register bits indicate status when read. A Set bit indicates a status event which is Cleared by writing a 1b. Writing a 0b to RW1C bits has no effect.
	Sticky - Read-only – Register bits are read-only and cannot be altered by software. Bits are neither initialized nor modified by hot reset or FLR.
ROS	Where noted, devices that consume AUX power must preserve sticky register values when AUX power consumption (via either AUX power or PME Enable) is enabled. In these cases, registers are neither initialized nor modified by hot, warm, or cold reset (see Section 6.6).
	Sticky - Read-Write – Register bits are read-write and are Set or Cleared by software to the desired state. Bits are neither initialized nor modified by hot reset or FLR.
RWS	Where noted, devices that consume AUX power must preserve sticky register values when AUX power consumption (via either AUX power or PME Enable) is enabled. In these cases, registers are neither initialized nor modified by hot, warm, or cold reset (see Section 6.6).

Register Attribute	Description
	Sticky - Write-1-to-clear status — Registers indicate status when read. A Set bit indicates a status event which is Cleared by writing a 1b. Writing a 0b to RW1CS bits has no effect. Bits are neither initialized nor modified by hot reset or FLR.
RW1CS	Where noted, devices that consume AUX power must preserve sticky register values when AUX power consumption (via either AUX power or PME Enable) is enabled. In these cases, registers are neither initialized nor modified by hot, warm, or cold reset (see Section 6.6).
RsvdP	Reserved and Preserved – Reserved for future RW implementations. Registers are read-only and must return zero when read. Software must preserve the value read for writes to bits.
RsvdZ	Reserved and Zero – Reserved for future RW1C implementations. Registers are read-only and must return zero when read. Software must use 0b for writes to bits.

# 7.5. PCI-Compatible Configuration Registers

The first 256 bytes of the PCI Express Configuration Space form the PCI 3.0 compatibility region. This region completely aliases the PCI 3.0 Configuration Space of the Function. Legacy PCI devices can also be accessed with the ECAM without requiring any modifications to the device hardware or device driver software. This section establishes the mapping between PCI 3.0 and PCI Express for format and behavior of PCI 3.0 compatible registers.

All registers and fields not described in this section have the same definition as in the *PCI Local Bus Specification*, *Revision 3.0*. Layout of the Configuration Space and format of individual configuration registers are depicted following the little-endian convention used in the *PCI Local Bus Specification*, *Revision 3.0*.

## 7.5.1. Type 0/1 Common Configuration Space

Figure 7-4 details allocation for common register fields of PCI 3.0 Type 0 and Type 1 Configuration Space headers for PCI Express device Functions.




Figure 7-4: Common Configuration Space Header

These registers are defined for both Type 0 and Type 1 Configuration Space headers. The PCI Express-specific interpretation of these registers is defined in this section.

## 7.5.1.1. Command Register (Offset 04h)

Table 7-3 establishes the mapping between PCI 3.0 and PCI Express for PCI 3.0 Configuration Space Command register.

Table 7-3: Command Register

Bit Location	Register Description	Attributes
2	Bus Master Enable – Controls the ability of a PCI Express Endpoint to issue Memory and I/O Read/Write Requests, and the ability of a Root or Switch Port to forward Memory and I/O Read/Write Requests in the Upstream direction	RW
	Endpoints:	
	When this bit is Set, the PCI Express Function is allowed to issue Memory or I/O Requests.	
	When this bit is Clear, the PCI Express Function is not allowed to issue any Memory or I/O Requests.	
	Note that as MSI/MSI-X interrupt Messages are in-band memory writes, setting the Bus Master Enable bit to 0b disables MSI/MSI-X interrupt Messages as well.	
	Requests other than Memory or I/O Requests are not controlled by this bit.	
	Default value of this bit is 0b.	
	This bit is hardwired to 0b if a Function does not generate Memory or I/O Requests.	
	Root and Switch Ports:	
	This bit controls forwarding of Memory or I/O Requests by a Switch or Root Port in the Upstream direction. When this bit is 0b, Memory and I/O Requests received at a Root Port or the Downstream side of a Switch Port must be handled as Unsupported Requests (UR), and for Non-Posted Requests a Completion with UR completion status must be returned. This bit does not affect forwarding of Completions in either the Upstream or Downstream direction.	
	The forwarding of Requests other than Memory or I/O Requests is not controlled by this bit.	
	Default value of this bit is 0b.	
3	Special Cycle Enable – Does not apply to PCI Express and must be hardwired to 0b.	RO
4	<b>Memory Write and Invalidate</b> – Does not apply to PCI Express and must be hardwired to 0b.	RO
5	VGA Palette Snoop – Does not apply to PCI Express and must be hardwired to 0b.	RO
	I	1

Bit Location	Register Description	Attributes
6	Parity Error Response – See Section 7.5.1.7.	RW
	This bit controls the logging of poisoned TLPs in the Master Data Parity Error bit in the Status register.	
	A Root Complex Integrated Endpoint that is not associated with a Root Complex Event Collector is permitted to hardwire this bit to 0b.	
	Default value of this bit is 0b.	
7	IDSEL Stepping/Wait Cycle Control – Does not apply to PCI Express and must be hardwired to 0b.	RO
8	SERR# Enable – See Section 7.5.1.7.	RW
	When Set, this bit enables reporting of Non-fatal and Fatal errors detected by the Function to the Root Complex. Note that errors are reported if enabled either through this bit or through the PCI Express specific bits in the Device Control register (see Section 7.8.4).	
	In addition, for Functions with Type 1 Configuration Space headers, this bit controls transmission by the primary interface of ERR_NONFATAL and ERR_FATAL error messages forwarded from the secondary interface. This bit does not affect the transmission of forwarded ERR_COR messages.	
	A Root Complex Integrated Endpoint that is not associated with a Root Complex Event Collector is permitted to hardwire this bit to 0b.	
	Default value of this bit is 0b.	
9	Fast Back-to-Back Transactions Enable – Does not apply to PCI Express and must be hardwired to 0b.	RO

Bit Location	Register Description	Attributes
10	Interrupt Disable – Controls the ability of a PCI Express Function to generate INTx interrupts. When Set, Functions are prevented from asserting INTx interrupts.	RW
	Any INTx emulation interrupts already asserted by the Function must be deasserted when this bit is Set.	
	As described in Section 2.2.8.1, INTx interrupts use virtual wires that must, if asserted, be deasserted using the appropriate Deassert_INTx message(s) when this bit is Set.	
	Only the INTx virtual wire interrupt(s) associated with the Function(s) for which this bit is Set are affected.	
	For Endpoints that generate INTx interrupts, this bit is required. For Endpoints that do not generate INTx interrupts this bit is optional. If not implemented, this bit must be hardwired to 0b.	
	For Root Ports, Switch Ports, and Bridges that generate INTx interrupts on their own behalf, this bit is required. This bit has no effect on interrupts that pass through the Port from the secondary side.	
	For Root Ports, Switch Ports, and Bridges that do not generate INTx interrupts on their own behalf this bit is optional. If not implemented, this bit must be hardwired to 0b.	
	Default value of this bit is 0b.	

## 7.5.1.2. Status Register (Offset 06h)

Table 7-4 establishes the mapping between PCI 3.0 and PCI Express for PCI 3.0 Configuration Space Status register.

Table 7-4: Status Register

Bit Location	Register Description	Attributes
3	Interrupt Status – When Set, indicates that an INTx emulation interrupt is pending internally in the Function.	RO
	Note that INTx emulation interrupts forwarded by Root and Switch Ports from devices Downstream of the Root or Switch Port are not reflected in this bit.	
	Default value of this bit is 0b.	
4	Capabilities List – Indicates the presence of an Extended Capability list item. Since all PCI Express device Functions are required to implement the PCI Express Capability structure, this bit must be hardwired to 1b.	RO
5	<b>66 MHz Capable</b> – Does not apply to PCI Express and must be hardwired to 0b.	RO
7	Fast Back-to-Back Transactions Capable – Does not apply to PCI Express and must be hardwired to 0b.	RO

Bit Location	Register Description	Attributes
8	Master Data Parity Error – See Section 7.5.1.7.	RW1C
	This bit is Set by a Requester (Primary Side for Type 1 Configuration Space header Function) if the Parity Error Response bit in the Command register is 1b and either of the following two conditions occurs:  Requester receives a Completion marked poisoned	
	Requester poisons a write Request	
	If the Parity Error Response bit is 0b, this bit is never Set.	
	Default value of this bit is 0b.	
10:9	<b>DEVSEL Timing</b> – Does not apply to PCI Express and must be hardwired to 00b.	RO
11	Signaled Target Abort – See Section 7.5.1.7.	RW1C
	This bit is Set when a Function completes a Posted or Non-Posted Request as a Completer Abort error. This applies to a Function with a Type 1 Configuration header when the Completer Abort was generated by its Primary Side.	
	Default value of this bit is 0b.	
12	Received Target Abort – See Section 7.5.1.7.	RW1C
	This bit is Set when a Requester receives a Completion with Completer Abort Completion Status. On a Function with a Type 1 Configuration header, the bit is Set when the Completer Abort is received by its Primary Side.	
	Default value of this bit is 0b.	
13	Received Master Abort – See Section 7.5.1.7.	RW1C
	This bit is Set when a Requester receives a Completion with Unsupported Request Completion Status. On a Function with a Type 1 Configuration header, the bit is Set when the Unsupported Request is received by its Primary Side.	
	Default value of this bit is 0b.	
14	Signaled System Error – See Section 7.5.1.7.	RW1C
	This bit is Set when a Function sends an ERR_FATAL or ERR_NONFATAL Message, and the SERR# Enable bit in the Command register is 1.	
	Default value of this bit is 0b.	
15	Detected Parity Error – See Section 7.5.1.7.	RW1C
	This bit is Set by a Function whenever it receives a Poisoned TLP, regardless of the state the Parity Error Response bit in the Command register. On a Function with a Type 1 Configuration header, the bit is Set when the Poisoned TLP is received by its Primary Side.	
	Default value of this bit is 0b.	
	l	

#### 7.5.1.3. Cache Line Size Register (Offset OCh)

The Cache Line Size register is set by the system firmware or the operating system to system cache line size. However, note that legacy PCI 3.0 software may not always be able to program this field correctly especially in the case of Hot-Plug devices. This field is implemented by PCI Express devices as a read-write field for legacy compatibility purposes but has no effect on any PCI Express device behavior.

#### 7.5.1.4. Latency Timer Register (Offset ODh)

This register is also referred to as Primary Latency Timer for Type 1 Configuration Space header Functions. The Latency Timer does not apply to PCI Express. This register must be hardwired to 00h.

#### 7.5.1.5. Interrupt Line Register (Offset 3Ch)

As in PCI 3.0, the Interrupt Line register communicates interrupt line routing information. The register is read/write and must be implemented by any Function that uses an interrupt pin (see following description). Values in this register are programmed by system software and are system architecture specific. The Function itself does not use this value; rather the value in this register is used by device drivers and operating systems.

#### 7.5.1.6. Interrupt Pin Register (Offset 3Dh)

The Interrupt Pin register is a read-only register that identifies the legacy interrupt Message(s) the Function uses (see Section 6.1 for further details). Valid values are 1, 2, 3, and 4 that map to legacy interrupt Messages for INTA, INTB, INTC, and INTD respectively. A value of 00h indicates that the Function uses no legacy interrupt Message(s).

### 7.5.1.7. Error Registers

10

15

20


25

The Error Control/Status register bits in the Command and Status registers (see Section 7.5.1.1 and Section 7.5.1.2 respectively) and the Bridge Control and Secondary Status registers of Type 1 Configuration Space header Functions (see Section 7.5.3.6 and Section 7.5.3.4 respectively) control PCI-compatible error reporting for both PCI and PCI Express device Functions. Mapping of PCI Express errors onto PCI errors is also discussed in Section 6.2.7.1. In addition to the PCI-compatible error control and status, PCI Express error reporting may be controlled separately from PCI device Functions through the PCI Express Capability structure described in Section 7.8. The PCI-compatible Error Control and Status register fields do not have any effect on PCI Express error reporting enabled through the PCI Express Capability structure. PCI Express device Functions may implement optional advanced error reporting as described in Section 7.10.

	For PCI Express Root Ports represented by a PCI 3.0 Type 1 Configuration Space header:
	☐ The primary side Error Control/Status registers apply to errors detected on the internal logic associated with the Root Complex.
5	☐ The secondary side Error Control/Status registers apply to errors detected on the Link originating from the Root Port.
	For PCI Express Switch Upstream Ports represented by a PCI 3.0 Type 1 Configuration Space header:
	☐ The primary side Error Control/Status registers apply to errors detected on the Upstream Link of the Switch.
)	☐ The secondary side Error Control/Status registers apply to errors detected on the internal logic of the Switch.
	For PCI Express Switch Downstream Ports represented by a PCI 3.0 Type 1 Configuration Space header:
5	☐ The primary side Error Control/Status registers apply to errors detected on the internal logic of the Switch.
	☐ The secondary side Error Control/Status registers apply to errors detected on the Downstream Link originating from the Switch Port.

## 7.5.2. Type 0 Configuration Space Header

Figure 7-5 details allocation for register fields of PCI 3.0 Type 0 Configuration Space header for PCI Express device Functions.



OM14316

Figure 7-5: Type 0 Configuration Space Header

Section 7.5.1 details the PCI Express-specific registers that are valid for all Configuration Space header types. The PCI Express-specific interpretation of registers specific to Type 0 PCI 3.0 Configuration Space header is defined in this section.

#### 7.5.2.1. Base Address Registers (Offset 10h - 24h)

A PCI Express Function requesting Memory Space through a BAR must set the BAR's Prefetchable bit unless the range contains locations with read side effects or locations in which the Function does not tolerate write merging. It is strongly encouraged that resources mapped into Memory Space be designed as prefetchable whenever possible. PCI Express Functions other than Legacy Endpoints must support 64-bit addressing for any Base Address register that requests prefetchable Memory Space. The minimum Memory Space address range requested by a BAR is 128 bytes.

### 7.5.2.2. Min\_Gnt/Max\_Lat Registers (Offset 3Eh/3Fh)

These registers do not apply to PCI Express. They must be read-only and hardwired to 00h.

#### 7.5.3. Type 1 Configuration Space Header

Figure 7-6 details allocation for register fields of PCI 3.0 Type 1 Configuration Space header for Switch and Root Complex virtual PCI Bridges.

31			(	Byte Offset
Devi	ce ID	Vend	dor ID	00h
Sta	atus	Com	mand	04h
	Class Code		Revision ID	08h
BIST	Header Type	Primary Latency Timer	Cache Line Size	0Ch
	Base Addres	ss Register 0		10h
	Base Addres	ss Register 1		14h
Secondary Latency Timer	Subordinate Bus Number	Secondary Bus Number	Primary Bus Number	18h
Seconda	ry Status	I/O Limit	I/O Base	1Ch
Memo	ry Limit	Memor	y Base	20h
Prefetchable	Memory Limit	Prefetchable I	Memory Base	24h
	Prefetchable Ba	se Upper 32 Bits		28h
	Prefetchable Lin	nit Upper 32 Bits		2Ch
I/O Limit U	I/O Limit Upper 16 Bits I/O Base Upper 16 Bits			30h
	Reserved Capability Pointer			
	Expansion ROM	∄ Base Address		38h
Bridge	Control	Interrupt Pin	Interrupt Line	3Ch

Figure 7-6: Type 1 Configuration Space Header

OM14317

Section 7.5.1 details the PCI Express-specific registers that are valid for all Configuration Space header types. The PCI Express-specific interpretation of registers specific to Type 1 PCI 3.0 Configuration Space header is defined in this section. Register interpretations described in this section apply to PCI-PCI Bridge structures representing Switch and Root Ports; other device Functions such as PCI Express to PCI/PCI-X Bridges with Type 1 PCI 3.0 Configuration Space headers are not covered by this section.

#### 7.5.3.1. Base Address Registers (Offset 10h/14h)

A PCI Express Function requesting memory resources through a BAR must set the BAR's Prefetchable bit unless the range contains locations with read side effects or locations in which the Function does not tolerate write merging. It is strongly encouraged that memory-mapped resources

be designed as prefetchable whenever possible. PCI Express device Functions other than Legacy Endpoints must support 64-bit addressing for any Base Address register that requests prefetchable memory resources. The minimum memory address range requested by a BAR is 128 bytes.

#### 7.5.3.2. Primary Bus Number (Offset 18h)

Except as noted, this register is not used by PCI Express Functions but must be implemented as read-write for compatibility with legacy software. PCI Express Functions capture the Bus (and Device) Number as described in Section 2.2.6. Refer to PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0 for exceptions to this requirement.

#### Secondary Latency Timer (Offset 1Bh)

This register does not apply to PCI Express. It must be read-only and hardwired to 00h.

#### Secondary Status Register (Offset 1Eh) 7.5.3.4.

10

Table 7-5 establishes the mapping between PCI 3.0 and PCI Express for PCI 3.0 Configuration Space Secondary Status register.

Table 7-5: Secondary Status Register

Bit Location | Register Description

	register bescription	Attributes
5	<b>66 MHz Capable</b> – Does not apply to PCI Express and must be hardwired to 0b.	RO
7	Fast Back-to-Back Transactions Capable – Does not apply to PCI Express and must be hardwired to 0b.	RO
8	Master Data Parity Error – See Section 7.5.1.7.	RW1C
	This bit is Set by the Secondary side Requester if the Parity Error Response Enable bit in the Bridge Control register is Set and either of the following two conditions occurs:  Requester receives Completion marked poisoned Requester poisons a write Request	
	If the Parity Error Response Enable bit is Clear, this bit is never Set.	
	Default value of this bit is 0b.	
10:9	<b>DEVSEL Timing</b> – Does not apply to PCI Express and must be hardwired to 00b.	RO
11	Signaled Target Abort – See Section 7.5.1.7.	RW1C
	This bit is Set when the Secondary Side for Type 1 Configuration Space header Function (for Requests completed by the Type 1 header Function itself) completes a Posted or Non-Posted Request as a Completer Abort error.	
	Default value of this bit is 0b.	

Attributes

Bit Location	Register Description	Attributes
12	Received Target Abort – See Section 7.5.1.7.	RW1C
	This bit is Set when the Secondary Side for Type 1 Configuration Space header Function (for Requests initiated by the Type 1 header Function itself) receives a Completion with Completer Abort Completion Status.	
	Default value of this bit is 0b.	
13	Received Master Abort – See Section 7.5.1.7.	RW1C
	This bit is Set when the Secondary Side for Type 1 Configuration Space header Function (for Requests initiated by the Type 1 header Function itself) receives a Completion with Unsupported Request Completion Status.	
	Default value of this bit is 0b.	
14	Received System Error – See Section 7.5.1.7.	RW1C
	This bit is Set when the Secondary Side for a Type 1 Configuration Space header Function receives an ERR_FATAL or ERR_NONFATAL Message.	
	Default value of this bit is 0b.	
15	Detected Parity Error – See Section 7.5.1.7.	RW1C
	This bit is Set by the Secondary Side for a Type 1 Configuration Space header Function whenever it receives a Poisoned TLP, regardless of the state the Parity Error Response Enable bit in the Bridge Control register.	
	Default value of this bit is 0b.	

## 7.5.3.5. Prefetchable Memory Base/Limit (Offset 24h)

The Prefetchable Memory Base and Prefetchable Memory Limit registers must indicate that 64-bit addresses are supported, as defined in *PCI-to-PCI Bridge Architecture Specification, Revision 1.2.* 

## 7.5.3.6. Bridge Control Register (Offset 3Eh)

Table 7-6 establishes the mapping between PCI 3.0 and PCI Express for the PCI 3.0 Configuration Space Bridge Control register.

Table 7-6: Bridge Control Register

Bit Location	Register Description	Attributes
0	Parity Error Response Enable – See Section 7.5.1.7.	RW
	This bit controls the logging of poisoned TLPs in the Master Data Parity Error bit in the Secondary Status register	
	Default value of this bit is 0b.	
1	SERR# Enable – See Section 7.5.1.7.	RW
	This bit controls forwarding of ERR_COR, ERR_NONFATAL and ERR_FATAL from secondary to primary.	
	Default value of this bit is 0b.	
5	Master Abort Mode – Does not apply to PCI Express and must be hardwired to 0b.	RO
6	<b>Secondary Bus Reset</b> – Setting this bit triggers a hot reset on the corresponding PCI Express Port. Software must ensure a minimum reset duration (T <sub>rst</sub> ) as defined in the <i>PCI Local Bus Specification, Revision 3.0.</i> Software and systems must honor first-access-following-reset timing requirements defined in Section 6.6.	RW
	Port configuration registers must not be changed, except as required to update Port status.	
	Default value of this bit is 0b.	
7	Fast Back-to-Back Transactions Enable – Does not apply to PCI Express and must be hardwired to 0b.	RO
8	Primary Discard Timer – Does not apply to PCI Express and must be hardwired to 0b.	RO
9	Secondary Discard Timer – Does not apply to PCI Express and must be hardwired to 0b.	RO
10	Discard Timer Status – Does not apply to PCI Express and must be hardwired to 0b.	RO
11	<b>Discard Timer SERR# Enable</b> – Does not apply to PCI Express and must be hardwired to 0b.	RO

# 7.6. PCI Power Management Capability Structure

This structure is required for all PCI Express device Functions. This Capability is defined in the *PCI Bus Power Management Interface Specification, Revision. 1.2.* The functionality associated with this structure is the same for PCI Express as it is for conventional PCI, and only the added requirements associated with PCI Express are included here...

PCI Express device Functions are required to support D0 and D3 device states (see Section 5.1.1); PCI-PCI Bridge structures representing PCI Express Ports as described in Section 7.1 are required to indicate PME Message passing capability due to the in-band nature of PME messaging for PCI Express.

The PME Status bit for the PCI-PCI Bridge structure representing PCI Express Ports, however, is only Set when the PCI-PCI Bridge Function is itself generating a PME. The PME Status bit is not Set when the Bridge is propagating a PME Message but the PCI-PCI Bridge Function itself is not internally generating a PME.

Figure 7-7 details allocation of register fields for Power Management Capabilities register and Table 7-7 describes the added requirements for this register.




Figure 7-7: Power Management Capabilities Register

Table 7-7: Power Management Capabilities Register Added Requirements

Bit Location	Register Description	Attributes
19	PME Clock – Does not apply to PCI Express and must be hardwired to 0b.	Unchanged
31:27	<b>PME Support</b> – For a device Function, this 5-bit field indicates the power states in which the Function may generate a PME.	Unchanged
	Bits 31, 30, and 27 must be Set for PCI-PCI Bridge structures representing Ports on Root Complexes/Switches to indicate that the Bridge will forward PME Messages.	

Figure 7-8 details allocation of the register fields for the Power Management Status and Control register and Table 7-8 describes the added requirements for this register.

10




Figure 7-8: Power Management Status/Control Register

Table 7-8: Power Management Status/Control Register Added Requirements

Bit Location	Register Description	Attributes
8	PME Enable – No added requirements	Unchanged
	Note: Device Functions that consume AUX power must preserve the value of this sticky register when AUX power is available. In such Functions, this register value is not modified by Conventional Reset or FLR.	
15	PME Status – No added requirements	Unchanged
	Note: Device Functions that consume AUX power must preserve the value of this sticky register when AUX power is available. In such Functions, this register value is not modified by Conventional Reset or FLR.	
22	B2/B3 Support	Unchanged
23	Bus Power/Clock Control Enable	Unchanged

# 7.7. MSI and MSI-X Capability Structures

All PCI Express device Functions that are capable of generating interrupts must implement MSI or MSI-X or both. MSI and the MSI Capability structures are defined in the *PCI Local Bus Specification*, *Revision 3.0*. MSI-X, the MSI-X Capability structure, and new optional MSI features are defined in the MSI-X ECN for the *PCI Local Bus Specification*, *Revision 3.0*.

### 7.8. PCI Express Capability Structure

PCI Express defines a Capability structure in PCI 3.0 compatible Configuration Space (first 256 bytes) as shown in Figure 7-3. This structure allows identification of a PCI Express device Function and indicates support for new PCI Express features. The PCI Express Capability structure is required for PCI Express device Functions. The Capability structure is a mechanism for enabling PCI software transparent features requiring support on legacy operating systems. In addition to identifying a PCI Express device Function, the PCI Express Capability structure is used to provide access to PCI Express specific Control/Status registers and related Power Management enhancements.

Figure 7-9 details allocation of register fields in the PCI Express Capability structure.

- The PCI Express Capabilities, Device Capabilities, Device Status, and Device Control registers are required for all PCI Express device Functions. Device Capabilities 2, Device Status 2, and Device Control 2 registers are required for all PCI Express device Functions that implement capabilities requiring those registers. For device Functions that do not implement the Device Capabilities 2, Device Status 2, and Device Control 2 registers, these spaces must be hardwired to 0b.
- The Link Capabilities, Link Status, and Link Control registers are required for all Root Ports, Switch Ports, Bridges, and Endpoints that are not Root Complex Integrated Endpoints. For Functions that do not implement the Link Capabilities, Link Status, and Link Control registers, these spaces must be hardwired to 0. Link Capabilities 2, Link Status 2, and Link Control 2 registers are required for all Root Ports, Switch Ports, Bridges, and Endpoints (except for Root Complex Integrated Endpoints) that implement capabilities requiring those registers. For Functions that do not implement the Link Capabilities 2, Link Status 2, and Link Control 2 registers, these spaces must be hardwired to 0b.
  - Slot Capabilities, Slot Status, and Slot Control registers are required for Switch Downstream and Root Ports if a slot is implemented on the Port (indicated by the Slot Implemented bit in the PCI Express Capabilities register). For Functions that do not implement the Slot Capabilities, Slot Status, and Slot Control registers, these spaces must be hardwired to 0b. Slot Capabilities 2, Slot Status 2, and Slot Control 2 registers are required for Switch Downstream and Root Ports if a slot is implemented on the Port and the Function implements capabilities requiring those registers. For Functions that do not implement the Slot Capabilities 2, Slot Status 2, and Slot Control 2 registers, these spaces must be hardwired to 0b.
  - Root Ports and Root Complex Event Collectors must implement the Root Capabilities, Root Status, and Root Control registers. For Functions that do not implement the Root Capabilities, Root Status, and Root Control registers, these spaces must be hardwired to 0b.

25

30




Figure 7-9: PCI Express Capability Structure

### 7.8.1. PCI Express Capability List Register (Offset 00h)

The PCI Express Capability List register enumerates the PCI Express Capability structure in the PCI 3.0 Configuration Space Capability list. Figure 7-10 details allocation of register fields in the PCI Express Capability List register; Table 7-9 provides the respective bit definitions.




Figure 7-10: PCI Express Capability List Register

Table 7-9: PCI Express Capability List Register

Bit Location	Register Description	Attributes
7:0	Capability ID – Indicates the PCI Express Capability structure.  This field must return a Capability ID of 10h indicating that this is a PCI Express Capability structure.	RO
15:8	Next Capability Pointer – This field contains the offset to the next PCI Capability structure or 00h if no other items exist in the linked list of capabilities.	RO

### 7.8.2. PCI Express Capabilities Register (Offset 02h)

The PCI Express Capabilities register identifies PCI Express device Function type and associated capabilities. Figure 7-11 details allocation of register fields in the PCI Express Capabilities register; Table 7-10 provides the respective bit definitions.




Figure 7-11: PCI Express Capabilities Register

Table 7-10: PCI Express Capabilities Register

Capability Version – Indicates PCI-SIG defined PCI Express Capability structure version number.  A version of the specification that changes the PCI Express Capability structure in a way that is not otherwise identifiable (e.g., through a new Capability field) is permitted to increment this field. All such changes to the PCI Express Capability structure must be software-compatible. Software must check for Capability Version numbers that are greater than or equal to the highest number defined when the software is written, as Functions reporting any such Capability Version numbers will contain a PCI Express Capability structure that is compatible with that piece of software.  Must be hardwired to 2h for Functions compliant to this specification.	Bit Location	Register Description	Attributes
Capability structure in a way that is not otherwise identifiable (e.g., through a new Capability field) is permitted to increment this field. All such changes to the PCI Express Capability structure must be software-compatible. Software must check for Capability Version numbers that are greater than or equal to the highest number defined when the software is written, as Functions reporting any such Capability Version numbers will contain a PCI Express Capability structure that is compatible with that piece of software.  Must be hardwired to 2h for Functions compliant to this	3:0		RO
Specification.		Capability structure in a way that is not otherwise identifiable (e.g., through a new Capability field) is permitted to increment this field. All such changes to the PCI Express Capability structure must be software-compatible. Software must check for Capability Version numbers that are greater than or equal to the highest number defined when the software is written, as Functions reporting any such Capability Version numbers will contain a PCI Express Capability structure that is compatible with that piece of software.  Must be hardwired to 2h for Functions compliant to this	

Bit Location	Register Description	Attributes
7:4	<b>Device/Port Type</b> – Indicates the specific type of this PCI Express Function. Note that different Functions in a multi-Function device can generally be of different types.	RO
	Defined encodings are:	
	0000b PCI Express Endpoint	
	0001b Legacy PCI Express Endpoint	
	0100b Root Port of PCI Express Root Complex*	
	0101b Upstream Port of PCI Express Switch*	
	0110b Downstream Port of PCI Express Switch*	
	0111b PCI Express to PCI/PCI-X Bridge*	
	1000b PCI/PCI-X to PCI Express Bridge*	
	1001b Root Complex Integrated Endpoint	
	1010b Root Complex Event Collector	
	*This value is only valid for Functions that implement a Type 01h PCI Configuration Space header.	
	All other encodings are reserved.	
	Note that the different Endpoint types have notably different requirements in Section 1.3.2 regarding I/O resources, Extended Configuration Space, and other capabilities.	
8	Slot Implemented – When Set, this bit indicates that the PCI Express Link associated with this Port is connected to a slot (as compared to being connected to an integrated component or being disabled).	Hwlnit
	This field is valid for the following PCI Express Device/Port Types:	
	Root Port of PCI Express Root Complex	
	Downstream Port of PCI Express Switch	

Bit Location	Register Description	Attributes
13:9	Interrupt Message Number – This field indicates which MSI/MSI-X vector is used for the interrupt message generated in association with any of the status bits of this Capability structure.	RO
	For MSI, the value in this field indicates the offset between the base Message Data and the interrupt message that is generated. Hardware is required to update this field so that it is correct if the number of MSI Messages assigned to the Function changes when software writes to the Multiple Message Enable field in the MSI Message Control register.	
	For MSI-X, the value in this field indicates which MSI-X Table entry is used to generate the interrupt message. The entry must be one of the first 32 entries even if the Function implements more than 32 entries. For a given MSI-X implementation, the entry must remain constant.	
	If both MSI and MSI-X are implemented, they are permitted to use different vectors, though software is permitted to enable only one mechanism at a time. If MSI-X is enabled, the value in this field must indicate the vector for MSI-X. If MSI is enabled or neither is enabled, the value in this field must indicate the vector for MSI. If software enables both MSI and MSI-X at the same time, the value in this field is undefined.	
14	The value read from this bit is undefined. In previous versions of this specification, this bit was used to indicate support for TCS Routing. System software should ignore the value read from this bit. System software is permitted to write any value to this bit.	RO

# 7.8.3. Device Capabilities Register (Offset 04h)

The Device Capabilities register identifies PCI Express device specific capabilities. Figure 7-12 details allocation of register fields in the Device Capabilities register; Table 7-11 provides the respective bit definitions.




Figure 7-12: Device Capabilities Register

Table 7-11: Device Capabilities Register

Bit Location	Register	Description	Attributes
2:0	Max_Pay maximun	RO	
	Defined 6	encodings are:	
	000b	128 bytes max payload size	
	001b	256 bytes max payload size	
	010b	512 bytes max payload size	
	011b	011b 1024 bytes max payload size	
	100b	2048 bytes max payload size	
	101b	4096 bytes max payload size	
	110b	Reserved	
	111b	Reserved	
		nctions of a multi-Function device are permitted to different values for this field.	

Bit Location	Register Description		Attributes
4:3	support fo number of combining Functions	Functions Supported – This field indicates the ruse of unclaimed Function Numbers to extend the outstanding transactions allowed by logically unclaimed Function Numbers (called Phantom) with the Tag identifier (see Section 2.2.6.2 for an of Tag Extensions).	RO
	Function N	ndicates the number of most significant bits of the Number portion of Requester ID that are logically with the Tag identifier.	
	Defined er	ncodings are:	
	00b	No Function Number bits are used for Phantom Functions. Multi-Function devices are permitted to implement up to 8 independent Functions.	
	01b	The most significant bit of the Function number in Requester ID is used for Phantom Functions; a multi-Function device is permitted to implement Functions 0-3. Functions 0, 1, 2, and 3 are permitted to use Function Numbers 4, 5, 6, and 7 respectively as Phantom Functions.	
	10b	The two most significant bits of Function Number in Requester ID are used for Phantom Functions; a multi-Function device is permitted to implement Functions 0-1. Function 0 is permitted to use Function Numbers 2, 4, and 6 for Phantom Functions. 4, and 6 for Phantom Functions. Function 1 is permitted to use Function Numbers 3, 5, and 7 as Phantom Functions.	
	11b	All 3 bits of Function Number in Requester ID used for Phantom Functions. The device must have a single Function 0 that is permitted to use all other Function Numbers as Phantom Functions.	
	enabled by Control re	Phantom Function support for the Function must be y the Phantom Functions Enable field in the Device gister before the Function is permitted to use the Number field in the Requester ID for Phantom	
5		<b>Tag Field Supported</b> – This bit indicates the supported size of the Tag field as a Requester.	RO
	Defined er	ncodings are:	
	0b	5-bit Tag field supported	
	1b	8-bit Tag field supported	
	Extended	8-bit Tag field generation must be enabled by the Tag Field Enable bit in the Device Control register it Tags can be generated by the Requester.	

Bit Location	Register Description	Attributes	
8:6	acceptable total latenc the transition from L0s	able Latency – This field indicates the y that an Endpoint can withstand due to state to the L0 state. It is essentially an e Endpoint's internal buffering.	RO
	Power management so Latency number to cor reported by all compor Endpoint to the Root C ASPM L0s entry can b		
	Defined encodings are	:	
	000b Maximum o	of 64 ns	
	001b Maximum o	of 128 ns	
	010b Maximum o	of 256 ns	
	011b Maximum o	of 512 ns	
	100b Maximum o	of 1 µs	
	101b Maximum o	of 2 µs	
	110b Maximum o	of 4 µs	
	111b No limit		
	For Functions other to	han Endpoints, this field is Reserved and 000b.	
11:9	acceptable latency tha transition from L1 state	ble Latency – This field indicates the tan Endpoint can withstand due to the to the L0 state. It is essentially an Endpoint's internal buffering.	RO
	Latency number to cor reported (see below) b path from this Endpoin	oftware uses the reported L1 Acceptable inpare against the L1 Exit Latencies y all components comprising the data to the Root Complex Root Port to PM L1 entry can be used with no loss of	
	Defined encodings are	:	
	000b Maximum o	of 1 µs	
	001b Maximum o	of 2 µs	
	010b Maximum o	of 4 µs	
	011b Maximum o	of 8 µs	
	100b Maximum o	of 16 µs	
	101b Maximum o	of 32 µs	
	110b Maximum o	of 64 µs	
	111b No limit		
	For Functions other t must be hardwired to	han Endpoints, this field is Reserved and 000b.	

Bit Location	Register Description	Attributes
12	The value read from this bit is undefined. In previous versions of this specification, this bit was used to indicate that an Attention Button is implemented on the adapter and electrically controlled by the component on the adapter. System software must ignore the value read from this bit. System software is permitted to write any value to this bit.	RO
13	The value read from this bit is undefined. In previous versions of this specification, this bit was used to indicate that an Attention Indicator is implemented on the adapter and electrically controlled by the component on the adapter. System software must ignore the value read from this bit. System software is permitted to write any value to this bit.	RO
14	The value read from this bit is undefined. In previous versions of this specification, this bit was used to indicate that a Power Indicator is implemented on the adapter and electrically controlled by the component on the adapter. System software must ignore the value read from this bit. System software is permitted to write any value to this bit.	RO
15	Role-Based Error Reporting – When Set, this bit indicates that the Function implements the functionality originally defined in the Error Reporting ECN for <i>PCI Express Base Specification, Revision 1.0a</i> , and later incorporated into <i>PCI Express Base Specification, Revision 1.1</i> . This bit must be Set by all Functions conforming to the ECN, <i>PCI Express Base Specification, Revision 1.1</i> ., or subsequent <i>PCI Express Base Specification</i> revisions.	RO
25:18	Captured Slot Power Limit Value (Upstream Ports only) – In combination with the Slot Power Limit Scale value, specifies the upper limit on power supplied by slot.  Power limit (in Watts) calculated by multiplying the value in this	RO
	field by the value in the Slot Power Limit Scale field.  This value is set by the Set_Slot_Power_Limit Message or hardwired to 00h (see Section 6.9). The default value is 00h.	
27:26	Captured Slot Power Limit Scale (Upstream Ports only) – Specifies the scale used for the Slot Power Limit Value.  Range of Values:  00b = 1.0x  01b = 0.1x  10b = 0.01x  11b = 0.001x  This value is set by the Set_Slot_Power_Limit Message or hardwired to 00b (see Section 6.9). The default value is 00b.	RO

Bit Location	Register Description	Attributes
28	Function Level Reset Capability – A value of 1b indicates the Function supports the optional Function Level Reset mechanism described in Section 6.6.2.	RO
	This field applies to Endpoints only. For all other Function types this bit must be hardwired to 0b.	

## 7.8.4. Device Control Register (Offset 08h)

The Device Control register controls PCI Express device specific parameters. Figure 7-13 details allocation of register fields in the Device Control register; Table 7-12 provides the respective bit definitions.




Figure 7-13: Device Control Register

Table 7-12: Device Control Register

Bit Location	Register Description	Attributes
0	Correctable Error Reporting Enable – This bit, in conjunction with other bits, controls sending ERR_COR Messages (see Section 6.2.5 and Section 6.2.6 for details). For a multi-Function device, this bit controls error reporting for each Function from point-of-view of the respective Function.	RW
	For a Root Port, the reporting of correctable errors is internal to the root. No external ERR_COR Message is generated.	
	A Root Complex Integrated Endpoint that is not associated with a Root Complex Event Collector is permitted to hardwire this bit to 0b.	
	Default value of this bit is 0b.	
1	Non-Fatal Error Reporting Enable – This bit, in conjunction with other bits, controls sending ERR_NONFATAL Messages (see Section 6.2.5 and Section 6.2.6 for details). For a multi-Function device, this bit controls error reporting for each Function from point-of-view of the respective Function.	RW
	For a Root Port, the reporting of Non-fatal errors is internal to the root. No external ERR_NONFATAL Message is generated.	
	A Root Complex Integrated Endpoint that is not associated with a Root Complex Event Collector is permitted to hardwire this bit to 0b.	
	Default value of this bit is 0b.	
2	Fatal Error Reporting Enable – This bit, in conjunction with other bits, controls sending ERR_FATAL Messages (see Section 6.2.5 and Section 6.2.6 for details). For a multi-Function device, this bit controls error reporting for each Function from point-of-view of the respective Function.	RW
	For a Root Port, the reporting of Fatal errors is internal to the root. No external ERR_FATAL Message is generated.	
	A Root Complex Integrated Endpoint that is not associated with a Root Complex Event Collector is permitted to hardwire this bit to 0b.	
	Default value of this bit is 0b.	
3	Unsupported Request Reporting Enable – This bit, in conjunction with other bits, controls the signaling of Unsupported Requests by sending Error Messages (see Section 6.2.5 and Section 6.2.6 for details). For a multi-Function device, this bit controls error reporting for each Function from point-of-view of the respective Function.	RW
	A Root Complex Integrated Endpoint that is not associated with a Root Complex Event Collector is permitted to hardwire this bit to 0b.	
	Default value of this bit is 0b.	

Bit Location	Register Description	Attributes		
4	<b>Enable Relaxed Ordering</b> – If this bit is Set, the Function is permitted to set the Relaxed Ordering bit in the Attributes field of transactions it initiates that do not require strong write ordering (see Section 2.2.6.4 and Section 2.4).	RW		
	A Function is permitted to hardwire this bit to 0b if it never sets the Relaxed Ordering attribute in transactions it initiates as a Requester.			
	Default value of this bit is 1b.			
7:5	Max_Payload_Size – This field sets maximum TLP payload size for the Function. As a Receiver, the Function must handle TLPs as large as the set value. As a Transmitter, the Function must not generate TLPs exceeding the set value. Permissible values that can be programmed are indicated by the Max_Payload_Size Supported in the Device Capabilities register (see Section 7.8.3).			
	Defined encodings for this field are:			
	000b 128 bytes max payload size			
	001b 256 bytes max payload size			
	010b 512 bytes max payload size			
	011b 1024 bytes max payload size			
	100b 2048 bytes max payload size			
	101b 4096 bytes max payload size			
	110b Reserved			
	111b Reserved			
	Functions that support only the 128-byte max payload size are permitted to hardwire this field to 000b.			
	System software is not required to program the same value for this field for all the Functions of a multi-Function device. Refer to Section 2.2.2 for important guidance.			
	Default value of this field is 000b.			
8	Extended Tag Field Enable – When Set, this bit enables a Function to use an 8-bit Tag field as a Requester. If the bit is Clear, the Function is restricted to a 5-bit Tag field (see Section 2.2.6.2 for a description of Tag extensions).	RW		
	Functions that do not implement this capability hardwire this bit to 0b.			
	Default value of this bit is 0b.			

Bit Location	Register Description	Attributes
9	Phantom Functions Enable – When Set, this bit enables a Function to use unclaimed Functions as Phantom Functions to extend the number of outstanding transaction identifiers. If the bit is Clear, the Function is not allowed to use Phantom Functions (see Section 2.2.6.2 for a description of Tag extensions).	RW
	Functions that do not implement this capability hardwire this bit to 0b.	
	Default value of this bit is 0b.	
10	Auxiliary (AUX) Power PM Enable – When Set this bit, enables a Function to draw AUX power independent of PME AUX power. Functions that require AUX power on legacy operating systems should continue to indicate PME AUX power requirements. AUX power is allocated as requested in the AUX_Current field of the Power Management Capabilities register (PMC), independent of the PME_En bit in the Power Management Control/Status register (PMCSR) (see Chapter 5). For multi-Function devices, a component is allowed to draw AUX power if at least one of the Functions has this bit set.	RWS
	Note: Functions that consume AUX power must preserve the value of this sticky register when AUX power is available. In such Functions, this register value is not modified by Conventional Reset.	
	Functions that do not implement this capability hardwire this bit to 0b.	
11	Enable No Snoop – If this bit is Set, the Function is permitted to Set the No Snoop bit in the Requester Attributes of transactions it initiates that do not require hardware enforced cache coherency (see Section 2.2.6.5). Note that setting this bit to 1b should not cause a Function to Set the No Snoop attribute on all transactions that it initiates. Even when this bit is Set, a Function is only permitted to Set the No Snoop attribute on a transaction when it can guarantee that the address of the transaction is not stored in any cache in the system.	RW
	This bit is permitted to be hardwired to 0b if a Function would never Set the No Snoop attribute in transactions it initiates.	
	Default value of this bit is 1b.	

Bit Location	Register Description	Attributes
14:12	Max_Read_Request_Size – This field sets the maximum Read Request size for the Function as a Requester. The Function must not generate Read Requests with size exceeding the set value. Defined encodings for this field are:	RW
	000b 128 bytes maximum Read Request size	
	001b 256 bytes maximum Read Request size	
	010b 512 bytes maximum Read Request size	
	011b 1024 bytes maximum Read Request size	
	100b 2048 bytes maximum Read Request size	
	101b 4096 bytes maximum Read Request size	
	110b Reserved	
	111b Reserved	
	Functions that do not generate Read Requests larger than 128 bytes and Functions that do not generate Read Requests on their own behalf are permitted to implement this field as Read Only (RO) with a value of 000b.	
	Default value of this field is 010b.	
15	PCI Express to PCI/PCI-X Bridges:	PCI Express
	Bridge Configuration Retry Enable – When Set, this bit enables PCI Express to PCI/PCI-X bridges to return Configuration Request Retry Status (CRS) in response to Configuration Requests that target devices below the bridge. Refer to the PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0 for further details.	to PCI/PCI-X Bridges: RW
	Default value of this bit is 0b.	
	Endpoints with Function Level Reset Capability set to 1b:  Initiate Function Level Reset – A write of 1b initiates Function Level Reset to the Function. The value read by software from this bit is always 0b.	FLR Capable Endpoints: RW
	All others:	All others:
	Reserved – Must hardwire the bit to 0b.	RsvdP



# IMPLEMENTATION NOTE

#### Software UR Reporting Compatibility with 1.0a Devices

With 1.0a device Functions<sup>71</sup>, if the Unsupported Request Reporting Enable bit is set, the Function when operating as a Completer will send an uncorrectable error Message (if enabled) when a UR error is detected. On platforms where an uncorrectable error Message is handled as a System Error, this will break PC-compatible Configuration Space probing, so software/firmware on such platforms may need to avoid setting the Unsupported Request Reporting Enable bit.

With device Functions implementing Role-Based Error Reporting, setting the Unsupported Request Reporting Enable bit will not interfere with PC-compatible Configuration Space probing, assuming that the severity for UR is left at its default of non-fatal. However, setting the Unsupported Request Reporting Enable bit will enable the Function to report UR errors<sup>72</sup> detected with posted Requests, helping avoid this case for potential silent data corruption.

On platforms where robust error handling and PC-compatible Configuration Space probing is required, it is suggested that software or firmware have the Unsupported Request Reporting Enable bit Set for Role-Based Error Reporting Functions, but clear for 1.0a Functions. Software or firmware can distinguish the two classes of Functions by examining the Role-Based Error Reporting bit in the Device Capabilities register.



10

15

20

25

# IMPLEMENTATION NOTE

#### Use of Max\_Payload\_Size

The Max\_Payload\_Size mechanism allows software to control the maximum payload in packets sent by Endpoints to balance latency versus bandwidth trade-offs, particularly for isochronous traffic.

If software chooses to program the Max\_Payload\_Size of various System Elements to non-default values, it must take care to ensure that each packet does not exceed the Max\_Payload\_Size parameter of any System Element along the packet's path. Otherwise, the packet will be rejected by the System Element whose Max\_Payload\_Size parameter is too small.

Discussion of specific algorithms used to configure Max\_Payload\_Size to meet this requirement is beyond the scope of this specification, but software should base its algorithm upon factors such as the following:

☐ the Ma	x_Payload	_Size capabil	ity of eacl	n System	Element	within a	hierarchy
----------	-----------	---------------	-------------	----------	---------	----------	-----------

	awareness of when	System Elen	ents are adde	d or removed	l through I	Hot-Plug	operations
--	-------------------	-------------	---------------	--------------	-------------	----------	------------

<sup>&</sup>lt;sup>71</sup> In this context, "1.0a devices" are devices that do not implement Role-Based Error Reporting.

<sup>&</sup>lt;sup>72</sup> With Role-Based Error Reporting devices, setting the SERR# Enable bit in the Command register also implicitly enables UR reporting.

☐ knowing which System Elements send packets to each other, what type of traffic is carried, what type of transactions are used, or if packet sizes are constrained by other mechanisms

For the case of firmware that configures System Elements in preparation for running legacy operating system environments, the firmware may need to avoid programming a Max\_Payload\_Size above the default of 128 bytes, which is the minimum supported by Endpoints.

For example, if the operating system environment does not comprehend PCI Express, firmware probably should not program a non-default Max\_Payload\_Size for a hierarchy that supports Hot-Plug operations. Otherwise, if no software is present to manage Max\_Payload\_Size settings when a new element is added, improper operation may result. Note that a newly added element may not even support a Max Payload Size setting as large as the rest of the hierarchy, in which case software may need to deny enabling the new element or reduce the Max\_Payload\_Size settings of other elements.



5

10

15

20

# IMPLEMENTATION NOTE

#### Use of Max\_Read\_Request\_Size

The Max\_Read\_Request\_Size mechanism allows improved control of bandwidth allocation in systems where quality of service (QoS) is important for the target applications. For example, an arbitration scheme based on counting Requests (and not the sizes of those Requests) provides imprecise bandwidth allocation when some Requesters use much larger sizes than others. The Max\_Read\_Request\_Size mechanism can be used to force more uniform allocation of bandwidth, by restricting the upper size of Read Requests.

#### Device Status Register (Offset 0Ah) 7.8.5.

The Device Status register provides information about PCI Express device (Function) specific parameters. Figure 7-14 details allocation of register fields in the Device Status register; Table 7-13 provides the respective bit definitions.




Figure 7-14: Device Status Register

Table 7-13: Device Status Register

Bit Location	Register Description	Attributes
0	Correctable Error Detected – This bit indicates status of correctable errors detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register. For a multi-Function device, each Function indicates status of errors as perceived by the respective Function.	RW1C
	For Functions supporting Advanced Error Handling, errors are logged in this register regardless of the settings of the Correctable Error Mask register.	
	Default value of this bit is 0b.	
1	Non-Fatal Error Detected – This bit indicates status of Non- fatal errors detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register. For a multi-Function device, each Function indicates status of errors as perceived by the respective Function.	RW1C
	For Functions supporting Advanced Error Handling, errors are logged in this register regardless of the settings of the Uncorrectable Error Mask register.	
	Default value of this bit is 0b.	
2	Fatal Error Detected – This bit indicates status of Fatal errors detected. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register. For a multi-Function device, each Function indicates status of errors as perceived by the respective Function.	RW1C
	For Functions supporting Advanced Error Handling, errors are logged in this register regardless of the settings of the Uncorrectable Error Mask register.	
	Default value of this bit is 0b.	

Bit Location	Register Description	Attributes
3	Unsupported Request Detected – This bit indicates that the Function received an Unsupported Request. Errors are logged in this register regardless of whether error reporting is enabled or not in the Device Control register. For a multi-Function device, each Function indicates status of errors as perceived by the respective Function.  Default value of this bit is 0b.	RW1C
4	AUX Power Detected – Functions that require AUX power report this bit as Set if AUX power is detected by the Function.	RO
5	Transactions Pending –	RO
	Endpoints:	
	When Set, this bit indicates that the Function has issued Non-Posted Requests that have not been completed. A Function reports this bit cleared only when all outstanding Non-Posted Requests have completed or have been terminated by the Completion Timeout mechanism. This bit must also be cleared upon the completion of an FLR.	
	Root and Switch Ports:	
	When Set, this bit indicates that a Port has issued Non-Posted Requests on its own behalf (using the Port's own Requester ID) which have not been completed. The Port reports this bit cleared only when all such outstanding Non-Posted Requests have completed or have been terminated by the Completion Timeout mechanism. Note that Root and Switch Ports implementing only the functionality required by this document do not issue Non-Posted Requests on their own behalf, and therefore are not subject to this case. Root and Switch Ports that do not issue Non-Posted Requests on their own behalf hardwire this bit to 0b.	

### 7.8.6. Link Capabilities Register (Offset 0Ch)

The Link Capabilities register identifies PCI Express Link specific capabilities. Figure 7-15 details allocation of register fields in the Link Capabilities register; Table 7-14 provides the respective bit definitions.




Figure 7-15: Link Capabilities Register

Table 7-14: Link Capabilities Register

Bit Location	Register	Attributes	
3:0		ed Link Speeds – This field indicates the supported d(s) of the associated Port.	RO
	Defined e	ncodings are:	
	0001b	2.5 GT/s Link speed supported	
	0010b	5.0 GT/s and 2.5 GT/s Link speeds supported	
	All other e	encodings are reserved.	
	Multi-Fun	ction devices must report the same value in this field nctions.	

Bit Location	Register Description	Attributes
9:4	Maximum Link Width – This field indicates the maximum Link width (xN – corresponding to N Lanes) implemented by the component. This value is permitted to exceed the number of Lanes routed to the slot (Downstream Port), adapter connector (Upstream Port), or in the case of component-to-component connections, the actual wired connection width.	RO
	Defined encodings are:	
	000000b Reserved	
	000001b x1	
	000010b x2	
	000100b x4	
	001000b x8	
	001100b x12	
	010000b x16	
	100000b x32	
	Multi-Function devices must report the same value in this field for all Functions.	
11:10	Active State Power Management (ASPM) Support – This field indicates the level of ASPM supported on the given PCI Express Link.	RO
	Defined encodings are:	
	00b Reserved	
	01b L0s Entry Supported	
	10b Reserved	
	11b L0s and L1 Supported	
	Multi-Function devices must report the same value in this field for all Functions.	

Bit Location	Register	Description	Attributes
14:12	the given	Latency – This field indicates the L0s exit latency for PCI Express Link. The value reported indicates the time this Port requires to complete transition from L0s	RO
	Defined e	encodings are:	
	000b	Less than 64 ns	
	001b	64 ns to less than 128 ns	
	010b	128 ns to less than 256 ns	
	011b	256 ns to less than 512 ns	
	100b	512 ns to less than 1 μs	
	101b	1 μs to less than 2 μs	
	110b	2 µs-4 µs	
	111b	More than 4 μs	
	reference	exit latencies may be influenced by PCI Express clock configuration depending upon whether a nt uses a common or separate reference clock.	
	Multi-Fun for all Fur	ction devices must report the same value in this field nctions.	
17:15	given PC	<b>atency</b> – This field indicates the L1 exit latency for the I Express Link. The value reported indicates the length is Port requires to complete transition from L1 to L0.	RO
	Defined e	encodings are:	
	000b	Less than 1µs	
	001b	1 μs to less than 2 μs	
	010b	2 μs to less than 4 μs	
	011b	4 μs to less than 8 μs	
	100b	8 μs to less than 16 μs	
	101b	16 μs to less than 32 μs	
	110b	32 µs-64 µs	
	111b	More than 64 µs	
	reference	exit latencies may be influenced by PCI Express clock configuration depending upon whether a nt uses a common or separate reference clock.	
	Multi-Fun for all Fur	ction devices must report the same value in this field nctions.	

Bit Location	Register Description	Attributes
18	Clock Power Management – For Upstream Ports, a value of 1b in this bit indicates that the component tolerates the removal of any reference clock(s) via the "clock request" (CLKREQ#) mechanism when the Link is in the L1 and L2/L3 Ready Link states. A value of 0b indicates the component does not have this capability and that reference clock(s) must not be removed in these Link states.	RO
	This Capability is applicable only in form factors that support "clock request" (CLKREQ#) capability.	
	For a multi-Function device, each Function indicates its capability independently. Power Management configuration software must only permit reference clock removal if all Functions of the multi-Function device indicate a 1b in this bit.	
	For Downstream Ports, this bit must be hardwired to 0b.	
19	Surprise Down Error Reporting Capable – For a Downstream Port, this bit must be Set if the component supports the optional capability of detecting and reporting a Surprise Down error condition.	RO
	For Upstream Ports and components that do not support this optional capability, this bit must be hardwired to 0b.	
20	Data Link Layer Link Active Reporting Capable – For a Downstream Port, this bit must be hardwired to 1b if the component supports the optional capability of reporting the DL_Active state of the Data Link Control and Management State Machine. For a hot-plug capable Downstream Port (as indicated by the Hot-Plug Capable bit of the Slot Capabilities register), this bit must be hardwired to 1b.	RO
	For Upstream Ports and components that do not support this optional capability, this bit must be hardwired to 0b.	
21	Link Bandwidth Notification Capability – A value of 1b indicates support for the Link Bandwidth Notification status and interrupt mechanisms. This capability is required for all Root Ports and Switch Downstream Ports supporting Links wider than x1 and/or multiple Link speeds.	RO
	This field is not applicable and is reserved for Endpoints, PCI Express to PCI/PCI-X bridges, and Upstream Ports of Switches.	
	Functions that do not implement the Link Bandwidth Notification Capability must hardwire this bit to 0b.	
31:24	Port Number – This field indicates the PCI Express Port number for the given PCI Express Link.	Hwlnit
	Multi-Function devices must report the same value in this field for all Functions.	

If the L1 state is not supported for ASPM (as reported in the ASPM Support field), then the L1 Exit latency field is ignored.

#### 7.8.7. Link Control Register (Offset 10h)

The Link Control register controls PCI Express Link specific parameters. Figure 7-16 details allocation of register fields in the Link Control register; Table 7-15 provides the respective bit definitions.




Figure 7-16: Link Control Register

Table 7-15: Link Control Register

Bit Location	Register Description	Attributes
1:0	Active State Power Management (ASPM) Control – This field controls the level of ASPM supported on the given PCI Express Link.	RW
	Defined encodings are:	
	00b Disabled	
	01b L0s Entry Enabled	
	10b L1 Entry Enabled	
	11b L0s and L1 Entry Enabled	
	Note: "L0s Entry Enabled" indicates the Transmitter entering L0s is supported. The Receiver must be capable of entering L0s even when the field is disabled (00b).	
	ASPM L1 must be enabled by software in the Upstream component on a Link prior to enabling ASPM L1 in the Downstream component on that Link. When disabling ASPM L1, software must disable ASPM L1 in the Downstream component on a Link prior to disabling ASPM L1 in the Upstream component on that Link. ASPM L1 must only be enabled on the Downstream component if both components on a Link support ASPM L1.	
	For multi-Function devices, it is recommended that software program the same value for this field in all Functions. Only capabilities enabled in all Functions are enabled for the component as a whole.	
	Default value of this field is 00b unless otherwise required by a particular form factor.	

Bit Location	Register Description	Attributes
3	Root Ports:	Root Ports:
	Read Completion Boundary (RCB) – Indicates the RCB value for the Root Port. Refer to Section 2.3.1.1 for the definition of the parameter RCB.	RO
	Defined encodings are:	
	0b 64 byte	
	1b 128 byte	
	This bit is hardwired for a Root Port and returns its RCB support capabilities.	
	Endpoints and Bridges:	Endpoints
	Read Completion Boundary (RCB) – Optionally Set by configuration software to indicate the RCB value of the Root Port Upstream from the Endpoint or Bridge. Refer to Section 2.3.1.1 for the definition of the parameter RCB.	and Bridges: RW
	Defined encodings are:	
	0b 64 byte	
	1b 128 byte	
	Configuration software must only Set this bit if the Root Port Upstream from the Endpoint or Bridge reports an RCB value of 128 bytes (a value of 1b in the Read Completion Boundary bit).	
	Default value of this bit is 0b.	
	Functions that do not implement this feature must hardwire the bit to 0b.	
	Switch Ports:	Switch Ports:
	Not applicable – must hardwire the bit to 0b	RO
4	Link Disable – This bit disables the Link by directing the LTSSM to the Disabled state when Set; this bit is reserved on Endpoints, PCI Express to PCI/PCI-X bridges, and Upstream Ports of Switches.	RW
	Writes to this bit are immediately reflected in the value read from the bit, regardless of actual Link state.	
	Default value of this bit is 0b.	

Bit Location	Register Description	Attributes
5	Retrain Link – A write of 1b to this bit initiates Link retraining by directing the Physical Layer LTSSM to the Recovery state. If the LTSSM is already in Recovery or Configuration, re-entering Recovery is permitted but not required. Reads of this bit always return 0b.	RW
	It is permitted to write 1b to this bit while simultaneously writing modified values to other fields in this register. If the LTSSM is not already in Recovery or Configuration, the resulting Link training must use the modified values. If the LTSSM is already in Recovery or Configuration, the modified values are not required to affect the Link training that's already in progress.	
	This bit is not applicable and is reserved for Endpoints, PCI Express to PCI/PCI-X bridges, and Upstream Ports of Switches.	
	This bit always returns 0b when read.	
6	Common Clock Configuration – When Set, this bit indicates that this component and the component at the opposite end of this Link are operating with a distributed common reference clock.	RW
	A value of 0b indicates that this component and the component at the opposite end of this Link are operating with asynchronous reference clock.	
	For multi-Function devices, software must program the same value for this bit in all Functions. If not all Functions are Set, then the component must as a whole assume that its reference clock is not common with the Upstream component.	
	Components utilize this common clock configuration information to report the correct L0s and L1 Exit Latencies.	
	After changing the value in this bit in both components on a Link, software must trigger the Link to retrain by writing a 1b to the Retrain Link bit of the Downstream Port.	
	Default value of this bit is 0b.	
7	Extended Synch – When Set, this bit forces the transmission of additional Ordered Sets when exiting the L0s state (see Section 4.2.4.5) and when in the Recovery state (see Section 4.2.6.4.1). This mode provides external devices (e.g., logic analyzers) monitoring the Link time to achieve bit and Symbol lock before the Link enters the L0 state and resumes communication.	RW
	For multi-Function devices if any Function has this bit Set, then the component must transmit the additional Ordered Sets when exiting L0s.	
	Default value for this bit is 0b.	

Bit Location	Register Description	Attributes
8	Enable Clock Power Management – Applicable only for Upstream Ports and with form factors that support a "Clock Request" (CLKREQ#) mechanism, this bit operates as follows:	RW
	0b Clock power management is disabled and device must hold CLKREQ# signal low.	
	1b When this bit is Set, the device is permitted to use CLKREQ# signal to power manage Link clock according to protocol defined in appropriate form factor specification.	
	For a multi-Function device, power-management-configuration software must only Set this bit if all Functions of the multi-Function device indicate a 1b in the Clock Power Management bit of the Link Capabilities register. The component is permitted to use the CLKREQ# signal to power manage Link clock only if this bit is Set for all Functions.	
	Downstream Ports and components that do not support Clock Power Management (as indicated by a 0b value in the Clock Power Management bit of the Link Capabilities register) must hardwire this bit to 0b.	
	Default value of this bit is 0b.	
9	Hardware Autonomous Width Disable – When Set, this bit disables hardware from changing the Link width for reasons other than attempting to correct unreliable Link operation by reducing Link width.	RW/RsvdP (see description)
	For a Multi-Function device associated with an upstream port, the bit in Function 0 is of type RW, and only Function 0 controls the component's Link behavior. In all other Functions of that device, this bit is of type RsvdP.	
	Components that do not implement the ability autonomously to change Link width are permitted to hardwire this bit to 0b.	
	Default value of this bit is 0b.	
10	Link Bandwidth Management Interrupt Enable – When Set, this bit enables the generation of an interrupt to indicate that the Link Bandwidth Management Status bit has been Set.	RW
	This bit is not applicable and is reserved for Endpoints, PCI Express-to-PCI/PCI-X bridges, and Upstream Ports of Switches.	
	Functions that do not implement the Link Bandwidth Notification Capability must hardwire this bit to 0b.	
	Default value of this bit is 0b.	

Bit Location	Register Description	Attributes
11	Link Autonomous Bandwidth Interrupt Enable – When Set, this bit enables the generation of an interrupt to indicate that the Link Autonomous Bandwidth Status bit has been Set.	RW
	This bit is not applicable and is reserved for Endpoints, PCI Express-to-PCI/PCI-X bridges, and Upstream Ports of Switches.	
	Functions that do not implement the Link Bandwidth Notification Capability must hardwire this bit to 0b.	
	Default value of this bit is 0b.	



10

15

# IMPLEMENTATION NOTE

#### Avoiding Race Conditions When Using the Retrain Link Bit

When software changes Link control parameters and writes a 1b to the Retrain Link bit in order to initiate Link training using the new parameter settings, special care is required in order to avoid certain race conditions. At any instant the LTSSM may transition to the Recovery or Configuration state due to normal Link activity, without software awareness. If the LTSSM is already in Recovery or Configuration when software writes updated parameters to the Link Control register, as well as a 1b, to the Retrain Link bit, the LTSSM might not use the updated parameter settings with the current Link training, and the current Link training might not achieve the results that software intended.

To avoid this potential race condition, it is highly recommended that software use the following algorithm or something similar:

- 1. Software sets the relevant Link control parameters to the desired settings without writing a 1b to the Retrain Link bit.
- 2. Software polls the Link Training bit in the Link Status register until the value returned is 0b.
- 3. Software writes a 1b to the Retrain Link bit without changing any other fields in the Link Control register.

The above algorithm guarantees that Link training will be based on the Link control parameter settings that software intends.



10

15

20

25

# IMPLEMENTATION NOTE

#### Use of the Slot Clock Configuration and Common Clock Configuration Bits

In order to determine the common clocking configuration of components on opposite ends of a Link that crosses a connector, two pieces of information are required. The following description defines these requirements.

The first necessary piece of information is whether the Port that connects to the slot uses a clock that has a common source and therefore constant phase relationship to the clock signal provided on the slot. This information is provided by the system side component through a hardware initialized bit (Slot Clock Configuration) in its Link Status register. Note that some electromechanical form factor specifications may require the Port that connects to the slot use a clock that has a common source to the clock signal provided on the slot.

The second necessary piece of information is whether the component on the adapter uses the clock supplied on the slot or one generated locally on the adapter. The adapter design and layout will determine whether the component is connected to the clock source provided by the slot. A component going onto this adapter should have some hardware initialized method for the adapter design/designer to indicate the configuration used for this particular adapter design. This information is reported by bit 12 (Slot Clock Configuration) in the Link Status register of each Function in the Upstream Port. Note that some electromechanical form factor specifications may require the Port on the adapter to use the clock signal provided on the connector.

System firmware or software will read this value from the components on both ends of a physical Link. If both components report the use of a common clock connection this firmware/software will program bit 6 (Common Clock Configuration) of the Link Control register to a one on both components connected to the Link. Each component uses this bit to determine the length of time required to re-synch its Receiver to the opposing component's Transmitter when exiting L0s.

This value is reported as a time value in bits 12-14 of the Link Capabilities register (offset 0Ch) and is sent to the opposing Transmitter as part if the initialization process as N\_FTS. Components would be expected to require much longer synch times without common clocking and would therefore report a longer L0s exit latency in bits 12-14 of the Link Capabilities register and would send a larger number for N\_FTS during training. This forces a requirement that whatever software changes this bit should force a Link retrain in order to get the correct N-FTS set for the Receivers at both ends of the Link.

#### 7.8.8. Link Status Register (Offset 12h)

The Link Status register provides information about PCI Express Link specific parameters. Figure 7-17 details allocation of register fields in the Link Status register; Table 7-16 provides the respective bit definitions.




Figure 7-17: Link Status Register

Table 7-16: Link Status Register

Bit Location	Register Description	Attributes
3:0	Current Link Speed – This field indicates the negotiated Link speed of the given PCI Express Link.	RO
	Defined encodings are:	
	0001b 2.5 GT/s PCI Express Link	
	0010b 5.0 GT/s PCI Express Link	
	All other encodings are reserved. The value in this field is undefined when the Link is not up.	

Bit Location	Register Description	Attributes
9:4	<b>Negotiated Link Width</b> – This field indicates the negotiated width of the given PCI Express Link.	RO
	Defined encodings are:	
	00 0001b x1	
	00 0010b x2	
	00 0100b x4	
	00 1000b x8	
	00 1100b x12	
	01 0000b x16	
	10 0000b x32	
	All other encodings are reserved. The value in this field is undefined when the Link is not up.	
10	Undefined – The value read from this bit is undefined. In previous versions of this specification, this bit was used to indicate a Link Training Error. System software must ignore the value read from this bit. System software is permitted to write any value to this bit.	RO
11	Link Training – This read-only bit indicates that the Physical Layer LTSSM is in the Configuration or Recovery state, or that 1b was written to the Retrain Link bit but Link training has not yet begun. Hardware clears this bit when the LTSSM exits the Configuration/Recovery state.	RO
	This bit is not applicable and reserved for Endpoints, PCI Express to PCI/PCI-X bridges, and Upstream Ports of Switches, and must be hardwired to 0b.	
12	Slot Clock Configuration – This bit indicates that the component uses the same physical reference clock that the platform provides on the connector. If the device uses an independent clock irrespective of the presence of a reference on the connector, this bit must be clear.	Hwlnit
	For a multi-Function device, each Function must report the same value for this bit.	
13	<b>Data Link Layer Link Active</b> – This bit indicates the status of the Data Link Control and Management State Machine. It returns a 1b to indicate the DL_Active state, 0b otherwise.	RO
	This bit must be implemented if the corresponding Data Link Layer Link Active Reporting capability bit is implemented. Otherwise, this bit must be hardwired to 0b.	

Bit Location	Register Description	Attributes
14	Link Bandwidth Management Status – This bit is Set by hardware to indicate that either of the following has occurred without the Port transitioning through DL_Down status:	RW1C
	A Link retraining has completed following a write of 1b to the Retrain Link bit	
	Note: This bit is Set following any write of 1b to the Retrain Link bit, including when the Link is in the process of retraining for some other reason.	
	Hardware has changed Link speed or width to attempt to correct unreliable Link operation, either through an LTSSM timeout or a higher level process	
	This bit must be set if the Physical Layer reports a speed or width change was initiated by the Downstream component that was not indicated as an autonomous change.	
	This bit is not applicable and is reserved for Endpoints, PCI Express-to-PCI/PCI-X bridges, and Upstream Ports of Switches.	
	Functions that do not implement the Link Bandwidth Notification Capability must hardwire this bit to 0b.	
	The default value of this bit is 0b.	
15	Link Autonomous Bandwidth Status – This bit is Set by hardware to indicate that hardware has autonomously changed Link speed or width, without the Port transitioning through DL_Down status, for reasons other than to attempt to correct unreliable Link operation.	RW1C
	This bit must be set if the Physical Layer reports a speed or width change was initiated by the Downstream component that was indicated as an autonomous change.	
	This bit is not applicable and is reserved for Endpoints, PCI Express-to-PCI/PCI-X bridges, and Upstream Ports of Switches.	
	Functions that do not implement the Link Bandwidth Notification Capability must hardwire this bit to 0b.	
	The default value of this bit is 0b.	

#### 7.8.9. Slot Capabilities Register (Offset 14h)

The Slot Capabilities register identifies PCI Express slot specific capabilities. Figure 7-18 details allocation of register fields in the Slot Capabilities register; Table 7-17 provides the respective bit definitions.




Figure 7-18: Slot Capabilities Register

Table 7-17: Slot Capabilities Register

Bit Location	Register Description	Attributes
0	Attention Button Present – When Set, this bit indicates that an Attention Button for this slot is electrically controlled by the chassis.	Hwlnit
1	<b>Power Controller Present</b> – When Set, this bit indicates that a software programmable Power Controller is implemented for this slot/adapter (depending on form factor).	HwInit
2	MRL Sensor Present – When Set, this bit indicates that an MRL Sensor is implemented on the chassis for this slot.	HwInit
3	Attention Indicator Present – When Set, this bit indicates that an Attention Indicator is electrically controlled by the chassis.	HwInit
4	<b>Power Indicator Present</b> – When Set, this bit indicates that a Power Indicator is electrically controlled by the chassis for this slot.	HwInit
5	Hot-Plug Surprise – When Set, this bit indicates that an adapter present in this slot might be removed from the system without any prior notification. This is a form factor specific capability. This bit is an indication to the operating system to allow for such removal without impacting continued software operation.	HwInit

Bit Location	Register Description	Attributes
6	<b>Hot-Plug Capable</b> – When Set, this bit indicates that this slot is capable of supporting hot-plug operations.	HwInit
14:7	Slot Power Limit Value – In combination with the Slot Power Limit Scale value, specifies the upper limit on power supplied by slot (see Section 6.9).	HwInit
	Power limit (in Watts) calculated by multiplying the value in this field by the value in the Slot Power Limit Scale field except when the Slot Power Limit Scale field equals 00b (1.0x) and Slot Power Limit Value exceeds EFh, the following alternative encodings are used:	
	F0h = 250 W Slot Power Limit	
	F1h = 275 W Slot Power Limit	
	F2h = 300 W Slot Power Limit	
	F3h to FFh = reserved	
	This register must be implemented if the Slot Implemented bit is Set.	
	Writes to this register also cause the Port to send the Set_Slot_Power_Limit Message.	
	The default value prior to hardware/firmware initialization is 0000 0000b.	
16:15	Slot Power Limit Scale – Specifies the scale used for the Slot Power Limit Value (see Section 6.9).	HwInit
	Range of Values:	
	00b = 1.0x	
	01b = 0.1x	
	10b = 0.01x	
	11b = 0.001x	
	This register must be implemented if the Slot Implemented bit is Set.	
	Writes to this register also cause the Port to send the Set_Slot_Power_Limit Message.	
	The default value prior to hardware/firmware initialization is 00b.	
17	<b>Electromechanical Interlock Present</b> – When Set, this bit indicates that an Electromechanical Interlock is implemented on the chassis for this slot.	HwInit
18	No Command Completed Support – When Set, this bit indicates that this slot does not generate software notification when an issued command is completed by the Hot-Plug Controller. This bit is only permitted to be Set if the hot-plug capable Port is able to accept writes to all fields of the Slot Control register without delay between successive writes.	Hwlnit

Bit Location	Register Description	Attributes
31:19	Physical Slot Number – This field indicates the physical slot number attached to this Port. This field must be hardware initialized to a value that assigns a slot number that is unique within the chassis, regardless of the form factor associated with the slot. This field must be initialized to zero for Ports connected to devices that are either integrated on the system board or integrated within the same silicon as the Switch device or Root Port.	HwInit

#### 7.8.10. Slot Control Register (Offset 18h)

The Slot Control register controls PCI Express Slot specific parameters. Figure 7-19 details allocation of register fields in the Slot Control register; Table 7-18 provides the respective bit definitions.

Attention Indicator Control, Power Indicator Control, and Power Controller Control fields of the Slot Control register do not have a defined default value. If these fields are implemented, it is the responsibility of either system firmware or operating system software to (re)initialize these fields after a reset of the Link.

In hot-plug capable Downstream Ports, a write to the Slot Control register must cause a hot-plug command to be generated (see Section 6.7.3.2 for details on hot-plug commands). A write to the Slot Control register in a Downstream Port that is not hot-plug capable must not cause a hot-plug command to be executed.




Figure 7-19: Slot Control Register

10

Table 7-18: Slot Control Register

Bit Location	Register Description	Attributes
0	Attention Button Pressed Enable – When Set to 1b, this bit enables software notification on an attention button pressed event (see Section 6.7.3).	RW
	If the Attention Button Present bit in the Slot Capabilities register is 0b, this bit is permitted to be read-only with a value of 0b.	
	Default value of this bit is 0b.	
1	<b>Power Fault Detected Enable</b> – When Set, this bit enables software notification on a power fault event (see Section 6.7.3).	RW
	If a Power Controller that supports power fault detection is not implemented, this bit is permitted to be read-only with a value of 0b.	
	Default value of this bit is 0b.	
2	MRL Sensor Changed Enable – When Set, this bit enables software notification on a MRL sensor changed event (see Section 6.7.3).	RW
	If the MRL Sensor Present bit in the Slot Capabilities register is Clear, this bit is permitted to be read-only with a value of 0b.	
	Default value of this bit is 0b.	
3	Presence Detect Changed Enable – When Set, this bit enables software notification on a presence detect changed event(see Section 6.7.3).	RW
	If the Hot-Plug Capable bit in the Slot Capabilities register is 0b, this bit is permitted to be read-only with a value of 0b.	
	Default value of this bit is 0b.	
4	Command Completed Interrupt Enable – If Command Completed notification is supported (if the No Command Completed Support bit in the Slot Capabilities register is 0b), when Set, this bit enables software notification when a hot-plug command is completed by the Hot-Plug Controller.	RW
	If Command Completed notification is not supported, this bit must be hardwired to 0b.	
	Default value of this bit is 0b.	
5	<b>Hot-Plug Interrupt Enable</b> – When Set, this bit enables generation of an interrupt on enabled hot-plug events.	RW
	If the Hot Plug Capable bit in the Slot Capabilities register is Clear, this bit is permitted to be read-only with a value of 0b.	
	Default value of this bit is 0b.	

Bit Location	Register Description	Attributes
7:6	Attention Indicator Control – If an Attention Indicator is implemented, writes to this field set the Attention Indicator to the Written state.	RW
	Reads of this field must reflect the value from the latest write, even if the corresponding hot-plug command is not complete, unless software issues a write without waiting for the previous command to complete in which case the read value is undefined.	
	Defined encodings are:	
	00b Reserved	
	01b On	
	10b Blink	
	11b Off	
	Note: The default value of this field must be one of the non- Reserved values. If the Attention Indicator Present bit in the Slot Capabilities register is 0b, this bit is permitted to be read- only with a value of 00b.	
9:8	Power Indicator Control – If a Power Indicator is implemented, writes to this field set the Power Indicator to the Written state. Reads of this field must reflect the value from the latest write, even if the corresponding hot-plug command is not complete, unless software issues a write without waiting for the previous command to complete in which case the read value is undefined.	RW
	Defined encodings are:	
	00b Reserved	
	01b On	
	10b Blink	
	11b Off	
	Note: The default value of this field must be one of the non- Reserved values. If the Power Indicator Present bit in the Slot Capabilities register is 0b, this bit is permitted to be read-only with a value of 00b.	

Bit Location	Register Description	Attributes
10	Power Controller Control – If a Power Controller is implemented, this bit when written sets the power state of the slot per the defined encodings. Reads of this bit must reflect the value from the latest write, even if the corresponding hot-plug command is not complete, unless software issues a write without waiting for the previous command to complete in which case the read value is undefined.	RW
	Depending on the form factor, the power is turned on/off either to the slot or within the adapter. Note that in some cases the power controller may autonomously remove slot power or not respond to a power-up request based on a detected fault condition, independent of the Power Controller Control setting.	
	The defined encodings are:	
	0b Power On	
	1b Power Off	
	If the Power Controller Implemented bit in the Slot Capabilities register is Clear, then writes to this bit have no effect and the read value of this bit is undefined.	
11	Electromechanical Interlock Control – If an Electromechanical Interlock is implemented, a write of 1b to this bit causes the state of the interlock to toggle. A write of 0b to this bit has no effect. A read of this bit always returns a 0b.	RW
12	Data Link Layer State Changed Enable – If the Data Link Layer Link Active Capability is implemented, when Set, this bit enables software notification when Data Link Layer Link Active Reporting bit is changed.	RW
	If the Data Link Layer Link Active Reporting Capability is not implemented, this bit is permitted to be read-only with a value of 0b.	
	Default value of this bit is 0b.	

#### 7.8.11. Slot Status Register (Offset 1Ah)

The Slot Status register provides information about PCI Express Slot specific parameters. Figure 7-20 details allocation of register fields in the Slot Status register; Table 7-19 provides the respective bit definitions. Register fields for status bits not implemented by the device have the RsvdZ attribute.




Figure 7-20: Slot Status Register

Table 7-19: Slot Status Register

Bit Location	Register Description	Attributes
0	Attention Button Pressed – If an Attention Button is implemented, this bit is Set when the attention button is pressed. If an Attention Button is not supported, this bit must not be Set.	RW1C
1	Power Fault Detected – If a Power Controller that supports power fault detection is implemented, this bit is Set when the Power Controller detects a power fault at this slot. Note that, depending on hardware capability, it is possible that a power fault can be detected at any time, independent of the Power Controller Control setting or the occupancy of the slot. If power fault detection is not supported, this bit must not be Set.	RW1C
2	MRL Sensor Changed – If an MRL sensor is implemented, this bit is Set when a MRL Sensor state change is detected. If an MRL sensor is not implemented, this bit must not be Set.	RW1C
3	Presence Detect Changed – This bit is set when the value reported in the Presence Detect State bit is changed.	RW1C

Bit Location	Register Description	Attributes
4	Command Completed – If Command Completed notification is supported (if the No Command Completed Support bit in the Slot Capabilities register is 0b), this bit is Set when a hot-plug command has completed and the Hot-Plug Controller is ready to accept a subsequent command. The Command Completed status bit is Set as an indication to host software that the Hot-Plug Controller has processed the previous command and is ready to receive the next command; it provides no guarantee that the action corresponding to the command is complete.	RW1C
	If Command Completed notification is not supported, this bit must be hardwired to 0b.	
5	MRL Sensor State – This bit reports the status of the MRL sensor if implemented.	RO
	Defined encodings are:	
	0b MRL Closed	
	1b MRL Open	
6	Presence Detect State – This bit indicates the presence of an adapter in the slot, reflected by the logical "OR" of the Physical Layer in-band presence detect mechanism and, if present, any out-of-band presence detect mechanism defined for the slot's corresponding form factor. Note that the in-band presence detect mechanism requires that power be applied to an adapter for its presence to be detected. Consequently, form factors that require a power controller for hot-plug must implement a physical pin presence detect mechanism.	RO
	Defined encodings are:	
	0b Slot Empty	
	1b Card Present in slot	
	This bit must be implemented on all Downstream Ports that implement slots. For Downstream Ports not connected to slots (where the Slot Implemented bit of the PCI Express Capabilities register is 0b), this bit must be hardwired to 1b.	
7	Electromechanical Interlock Status – If an Electromechanical Interlock is implemented, this bit indicates the status of the Electromechanical Interlock.	RO
	Defined encodings are:	
	0b Electromechanical Interlock Disengaged	
	1b Electromechanical Interlock Engaged	
8	Data Link Layer State Changed – This bit is Set when the value reported in the Data Link Layer Link Active bit of the Link Status register is changed.	RW1C
	In response to a Data Link Layer State Changed event, software must read the Data Link Layer Link Active bit of the Link Status register to determine if the Link is active before initiating configuration cycles to the hot plugged device.	



## IMPLEMENTATION NOTE

#### No Slot Power Controller

For slots that do not implement a power controller, software must ensure that system power planes are enabled to provide power to slots prior to reading presence detect state.

#### Root Control Register (Offset 1Ch) 7.8.12.

The Root Control register controls PCI Express Root Complex specific parameters. Figure 7-21 details allocation of register fields in the Root Control register; Table 7-20 provides the respective bit definitions.




Figure 7-21: Root Control Register

Table 7-20: Root Control Register

Bit Location	Register Description	Attributes
0	System Error on Correctable Error Enable – If Set, this bit indicates that a System Error should be generated if a correctable error (ERR_COR) is reported by any of the devices in the hierarchy associated with this Root Port, or by the Root Port itself. The mechanism for signaling a System Error to the system is system specific.	RW
	Root Complex Event Collectors provide support for the above-described functionality for Root Complex Integrated Endpoints.  Default value of this bit is 0b.	

Bit Location	Register Description	Attributes
1	System Error on Non-Fatal Error Enable – If Set, this bit indicates that a System Error should be generated if a Non-fatal error (ERR_NONFATAL) is reported by any of the devices in the hierarchy associated with this Root Port, or by the Root Port itself. The mechanism for signaling a System Error to the system is system specific.	RW
	Root Complex Event Collectors provide support for the above- described functionality for Root Complex Integrated Endpoints.	
	Default value of this bit is 0b.	
2	System Error on Fatal Error Enable – If Set, this bit indicates that a System Error should be generated if a Fatal error (ERR_FATAL) is reported by any of the devices in the hierarchy associated with this Root Port, or by the Root Port itself. The mechanism for signaling a System Error to the system is system specific.	RW
	Root Complex Event Collectors provide support for the above- described functionality for Root Complex Integrated Endpoints.	
	Default value of this bit is 0b.	
3	PME Interrupt Enable – When Set, this bit enables PME interrupt generation upon receipt of a PME Message as reflected in the PME Status bit (see Table 7-22). A PME interrupt is also generated if the PME Status register bit is Set when this bit is changed from Clear to Set (see Section 6.1.5).	RW
	Default value of this bit is 0b.	
4	CRS Software Visibility Enable – When Set, this bit enables the Root Port to return Configuration Request Retry Status (CRS) Completion Status to software (see Section 2.3.1).	RW
	Root Ports that do not implement this capability must hardwire this bit to 0b.	
	Default value of this bit is 0b.	

#### 7.8.13. Root Capabilities Register (Offset 1Eh)

The Root Capabilities register identifies PCI Express Root Port specific capabilities. Figure 7-22 details allocation of register fields in the Root Capabilities register; Table 7-21 provides the respective bit definitions.




Figure 7-22: Root Capabilities Register

Table 7-21: Root Capabilities Register

Bit Location	Register Description	Attributes
0	CRS Software Visibility – When Set, this bit indicates that the Root Port is capable of returning Configuration Request Retry Status (CRS) Completion Status to software (see Section 2.3.1).	RO

#### 7.8.14. Root Status Register (Offset 20h)

The Root Status register provides information about PCI Express device specific parameters. Figure 7-23 details allocation of register fields in the Root Status register; Table 7-22 provides the respective bit definitions.




Figure 7-23: Root Status Register

Table 7-22: Root Status Register

Bit Location	Register Description	Attributes
15:0	<b>PME Requester ID</b> – This field indicates the PCI Requester ID of the last PME Requester. This field is only valid when the PME Status bit is Set.	RO
16	PME Status – This bit indicates that PME was asserted by the PME Requester indicated in the PME Requester ID field. Subsequent PMEs are kept pending until the status register is cleared by software by writing a 1b.  Default value of this bit is 0b.	RW1C
17	PME Pending – This bit indicates that another PME is pending when the PME Status bit is Set. When the PME Status bit is cleared by software; the PME is delivered by hardware by setting the PME Status bit again and updating the Requester ID field appropriately. The PME pending bit is cleared by hardware if no more PMEs are pending.	RO

### 7.8.15. Device Capabilities 2 Register (Offset 24h)




Figure 7-24: Device Capabilities 2 Register

Table 7-23: Device Capabilities 2 Register

Bit Location	Register Des	scription	Attributes
3:0	device Funct programmab	Timeout Ranges Supported – This field indicates ion support for the optional Completion Timeout ility mechanism. This mechanism allows system nodify the Completion Timeout value.	Hwlnit
	Requests on Bridges that	pplicable only to Root Ports, Endpoints that issue their own behalf, and PCI Express to PCI/PCI-X take ownership of Requests issued on PCI r all other Functions this field is reserved and must to 0000b.	
	Four time val	ue ranges are defined:	
	Range A:	50 μs to 10 ms	
	Range B:	10 ms to 250 ms	
	Range C:	250 ms to 4 s	
	Range D:	4 s to 64 s	
	Bits are set a ranges support	ccording to the table below to show timeout value orted.	
	0000b	Completion Timeout programming not supported – the Function must implement a timeout value in the range 50 µs to 50 ms.	
	0001b	Range A	
	0010b	Range B	
	0011b	Ranges A and B	
	0110b	Ranges B and C	
	0111b	Ranges A, B, and C	
	1110b	Ranges B, C and D	
	1111b	Ranges A, B, C, and D	
	All other valu	es are reserved.	
		recommended that the Completion Timeout not expire in less than 10 ms.	

Bit Location	Register Description	Attributes
4	Completion Timeout Disable Supported – A value of 1b indicates support for the Completion Timeout Disable mechanism.	RO
	The Completion Timeout Disable mechanism is required for Endpoints that issue Requests on their own behalf and PCI Express to PCI/PCI-X Bridges that take ownership of Requests issued on PCI Express.	
	This mechanism is optional for Root Ports.	
	For all other Functions this field is reserved and must be hardwired to 0b.	

## 7.8.16. Device Control 2 Register (Offset 28h)




Figure 7-25: Device Control 2 Register

**Table 7-24: Device Control 2 Register** 

Bit Location	Register Description	Attributes
3:0	Completion Timeout Value – In device Functions that support Completion Timeout programmability, this field allows system software to modify the Completion Timeout value. This field is applicable to Root Ports, Endpoints that issue Requests on their own behalf, and PCI Express to PCI/PCI-X Bridges that take ownership of Requests issued on PCI Express. For all other Functions this field is reserved and must be hardwired to 0000b.	RW
	A Function that does not support this optional capability must hardwire this field to 0000b and is required to implement a timeout value in the range 50 µs to 50 ms. Functions that support Completion Timeout programmability must support the values given below corresponding to the programmability ranges indicated in the Completion Timeout Ranges Supported field.	
	Defined encodings:	
	0000b Default range: 50 µs to 50 ms	
	It is strongly recommended that the Completion Timeout mechanism not expire in less than 10 ms.	
	Values available if Range A (50 μs to 10 ms) programmability range is supported:	
	0001b 50 μs to 100 μs 0010b 1 ms to 10 ms	
	Values available if Range B (10 ms to 250 ms) programmability range is supported:	
	0101b 16 ms to 55 ms 0110b 65 ms to 210 ms	
	Values available if Range C (250 ms to 4 s) programmability range is supported:	
	1001b 260 ms to 900 ms 1010b 1 s to 3.5 s	
	Values available if the Range D (4 s to 64 s) programmability range is supported:	
	1101b 4 s to 13 s 1110b 17 s to 64 s	
	Values not defined above are reserved.	
	Software is permitted to change the value in this field at any time. For Requests already pending when the Completion Timeout Value is changed, hardware is permitted to use either the new or the old value for the outstanding Requests, and is permitted to base the start time for each Request either on when this value was changed or on when each request was issued.	
	The default value for this field is 0000b.	

Bit Location	Register Description	Attributes
4	<b>Completion Timeout Disable</b> – When Set, this bit disables the Completion Timeout mechanism.	RW
	This bit is required for all Functions that support the Completion Timeout Disable Capability. Functions that do not support this optional capability are permitted to hardwire this bit to 0b	
	Software is permitted to Set or Clear this bit at any time. When Set, the Completion Timeout detection mechanism is disabled. If there are outstanding Requests when the bit is cleared, it is permitted but not required for hardware to apply the completion timeout mechanism to the outstanding Requests. If this is done, it is permitted to base the start time for each Request on either the time this bit was cleared or the time each Request was issued.  The default value for this bit is 0b.	

#### 7.8.17. Device Status 2 Register (Offset 2Ah)

This section is a placeholder. There are no capabilities that require this register. This register must be treated by software as RsvdZ.

#### 7.8.18. Link Capabilities 2 Register (Offset 2Ch)

This section is a placeholder. There are no capabilities that require this register. This register must be treated by software as RsvdP.

#### 7.8.19. Link Control 2 Register (Offset 30h)

5




Figure 7-26: Link Control 2 Register

Table 7-25: Link Control 2 Register

Bit Location	Register Description	Attributes
3:0	Target Link Speed – For Downstream Ports, this field sets an upper limit on Link operational speed by restricting the values advertised by the Upstream component in its training sequences.	RWS/RsvdP (see description)
	Defined encodings are:	
	0001b 2.5 GT/s Target Link Speed	
	0010b 5.0 GT/s Target Link Speed	
	All other encodings are reserved.	
	If a value is written to this field that does not correspond to a speed included in the Supported Link Speeds field, the result is undefined.	
	The default value of this field is the highest Link speed supported by the component (as reported in the Supported Link Speeds field of the Link Capabilities register) unless the corresponding platform/form factor requires a different default value.	
	For both Upstream and Downstream Ports, this field is used to set the target compliance mode speed when software is using the Enter Compliance bit to force a Link into compliance mode.	
	For a Multi-Function device associated with an Upstream Port, the field in Function 0 is of type RWS, and only Function 0 controls the component's Link behavior. In all other Functions of that device, this field is of type RsvdP.	
	Components that support only the 2.5 GT/s speed are permitted to hardwire this field to 0000b.	
4	Enter Compliance – Software is permitted to force a Link to enter Compliance mode at the speed indicated in the Target Link Speed field by setting this bit to 1b in both components on a Link and then initiating a hot reset on the Link.	RWS/RsvdP (see description)
	Default value of this bit following Fundamental Reset is 0b.	
	For a Multi-Function device associated with an Upstream Port, the bit in Function 0 is of type RWS, and only Function 0 controls the component's Link behavior. In all other Functions of that device, this bit is of type RsvdP.	
	Components that support only the 2.5 GT/s speed are permitted to hardwire this bit to 0b.	

Bit Location	Register Description	Attributes
5	Hardware Autonomous Speed Disable – When Set, this bit disables hardware from changing the Link speed for device-specific reasons other than attempting to correct unreliable Link operation by reducing Link speed. Initial transition to the highest supported common link speed is not blocked by this bit.	RW/RsvdP (see description)
	For a Multi-Function device associated with an Upstream Port, the bit in Function 0 is of type RWS, and only Function 0 controls the component's Link behavior. In all other Functions of that device, this bit is of type RsvdP.	
	Functions that do not implement the associated mechanism are permitted to hardwire this bit to 0b.	
	Default value of this bit is 0b.	
6	Selectable De-emphasis – When the Link is operating at 5.0 GT/s speed, this bit selects the level of de-emphasis for an Upstream component.	Hwlnit
	Encodings:	
	1b -3.5 dB 0b -6 dB	
	When the Link is operating at 2.5 GT/s speed, the setting of this bit has no effect. Components that support only the 2.5 GT/s speed are permitted to hardwire this bit to 0b.	
	This bit is not applicable and reserved for Endpoints, PCI Express to PCI/PCI-X bridges, and Upstream Ports of Switches.	

Bit Location	Register Des	cription	Attributes
9:7	deemphasized reset to 000b substate (see	rgin – This field controls the value of the non- d voltage level at the Transmitter pins. This field is on entry to the LTSSM Polling.Configuration Chapter 4 for details of how the Transmitter s determined in various states).	RWS/RsvdP (see description)
	Encodings:		
	000b	Normal operating range	
	001b	800-1200 mV for full swing and 400-700 mV for half-swing	
	010b - (n-1)	Values must be monotonic with a non-zero slope. The value of n must be greater than 3 and less than 7. At least two of these must be below the normal operating range of n: 200-400 mV for full-swing and 100-200 mV for half-swing	
	n - 111b	reserved	
	the field in Full controls the co	nction device associated with an Upstream Port, nction 0 is of type RWS, and only Function 0 omponent's Link behavior. In all other Functions of his field is of type RsvdP.	
	Default value	of this field is 000b.	
	Components to hardwire th	that support only the 2.5 GT/s speed are permitted is bit to 000b.	
	only. System register only of	s intended for debug, compliance testing purposes firmware and software is allowed to modify this during debug or compliance testing. In all other stem must ensure that this register is set to the	
10	device transm	ed Compliance – When this bit is set to 1b, the hits Modified Compliance Pattern if the LTSSM .Compliance substate.	RWS/RsvdP (see description)
	Components to hardwire th	that support only the 2.5 GT/s speed are permitted is bit to 0b.	
	the bit in Fund controls the co	unction device associated with an Upstream Port, ction 0 is of type RWS, and only Function 0 component's Link behavior. In all other Functions of his bit is of type RsvdP.	
	Default value	of this bit is 0b.	
	only. System register only of	s intended for debug, compliance testing purposes firmware and software is allowed to modify this during debug or compliance testing. In all other stem must ensure that this register is set to the	

Bit Location	Register Description	Attributes
11	Compliance SOS – When set to 1b, the LTSSM is required to send SKP Ordered Sets periodically in between the (modified) compliance patterns.	RWS/RsvdP (see description)
	For a Multi-Function device associated with an Upstream Port, the bit in Function 0 is of type RWS, and only Function 0 controls the component's Link behavior. In all other Functions of that device, this bit is of type RsvdP.	
	The default value of this bit is 0b.	
	Components that support only the 2.5 GT/s speed are permitted to hardwire this field to 0b.	
12	Compliance De-emphasis – This bit sets the de-emphasis level in Polling.Compliance state if the entry occurred due to the Enter Compliance bit being 1b.	RWS/RsvdP (see description)
	Encodings:	
	1b -3.5 dB	
	0b -6 dB	
	When the Link is operating at 2.5 GT/s, the setting of this bit has no effect. Components that support only 2.5 GT/s speed are permitted to hardwire this bit to 0b.	
	For a Multi-Function device associated with an <u>Upstream Port</u> , the bit in Function 0 is of type RWS, and only Function 0 controls the component's Link behavior. In all other Functions of that device, this bit is of type RsvdP.	
	The default value of this bit is 0b.	
	This bit is intended for debug, compliance testing purposes. System firmware and software is allowed to modify this bit only during debug or compliance testing.	



## IMPLEMENTATION NOTE

#### Selectable De-emphasis Usage

Selectable De-emphasis setting is applicable only to Root Ports and Switch Downstream Ports. The De-emphasis setting is implementation specific and depends on the platform or enclosure in which the Root Port or the Switch Downstream Port is located. System firmware or hardware strapping is used to configure the selectable de-emphasis value. In cases where system firmware cannot be used to set the de-emphasis value (for example, a hot plugged Switch), hardware strapping must be used to set the de-emphasis value.

491

#### 7.8.20. Link Status 2 Register (Offset 32h)




Figure 7-27: Link Status 2 Register

Table 7-26: Link Status 2 Register

Bit Location	Register Description	Attributes
0	Current De-emphasis Level – When the Link is operating at 5 GT/s speed, this bit reflects the level of de-emphasis.	RO
	Encodings:	
	1b -3.5 dB	
	0b -6 dB	
	The value in this bit is undefined when the Link is operating at 2.5 GT/s speed.	
	Components that support only the 2.5 GT/s speed are permitted to hardwire this field to 0b.	

### 7.8.21. Slot Capabilities 2 Register (Offset 34h)

This section is a placeholder. There are no capabilities that require this register. This register must be treated by software as RsvdP.

#### 7.8.22. Slot Control 2 Register (Offset 38h)

This section is a placeholder. There are no capabilities that require this register. This register must be treated by software as RsvdP.

#### 7.8.23. Slot Status 2 Register (Offset 3Ah)

This section is a placeholder. There are no capabilities that require this register. This register must be treated by software as RsvdZ.

### 7.9. PCI Express Extended Capabilities

PCI Express Extended Capability registers are located in Configuration Space at offsets 256 or greater as shown in Figure 7-28 or in the Root Complex Register Block (RCRB). These registers when located in the Configuration Space are accessible using only the PCI Express Extended Configuration Space flat memory-mapped access mechanism.

PCI Express Extended Capability structures are allocated using a linked list of optional or required PCI Express Extended Capabilities following a format resembling PCI Capability structures. The first DWORD of the Capability structure identifies the Capability and version and points to the next Capability as shown in Figure 7-28.

Each Capability structure must be DWORD aligned.




Figure 7-28: PCI Express Extended Configuration Space Layout

#### 7.9.1. Extended Capabilities in Configuration Space

Extended Capabilities in Configuration Space always begin at offset 100h with a PCI Express Enhanced Capability header (Section 7.9.3). Absence of any Extended Capabilities is required to be indicated by an Enhanced Capability header with a Capability ID of 0000h, a Capability Version of 0h, and a Next Capability Offset of 0h.

## 7.9.2. Extended Capabilities in the Root Complex Register Block

Extended Capabilities in a Root Complex Register Block always begin at offset 0h with a PCI Express Enhanced Capability header (Section 7.9.3). Absence of any Extended Capabilities is required to be indicated by an Enhanced Capability header with a Capability ID of FFFFh and a Next Capability Offset of 0h.

#### 7.9.3. PCI Express Enhanced Capability Header

All PCI Express Extended Capabilities must begin with a PCI Express Enhanced Capability header. Figure 7-29 details the allocation of register fields of a PCI Express Extended Capability header; Table 7-27 provides the respective bit definitions.




Figure 7-29: PCI Express Enhanced Capability Header

Table 7-27: PCI Express Enhanced Capability Header

Bit Location	Register Description	Attributes
15:0	PCI Express Extended Capability ID – This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.	RO
19:16	Capability Version – This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.	RO
	A version of the specification that changes the Extended Capability in a way that is not otherwise identifiable (e.g., through a new Capability field) is permitted to increment this field. All such changes to the Capability structure must be software-compatible. Software must check for Capability Version numbers that are greater than or equal to the highest number defined when the software is written, as Functions reporting any such Capability Version numbers will contain a Capability structure that is compatible with that piece of software.	
31:20	Next Capability Offset – This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.	RO
	For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI compatible Configuration Space and thus must always be either 000h (for terminating list of Capabilities) or greater than 0FFh.	
	The bottom 2 bits of this offset are reserved and must be implemented as 00b although software must mask them to allow for future uses of these bits.	

#### 7.10. Advanced Error Reporting Capability

The PCI Express Advanced Error Reporting Capability is an optional Extended Capability that may be implemented by PCI Express device Functions supporting advanced error control and reporting. The Advanced Error Reporting Capability structure definition has additional interpretation for Root Ports and Root Complex Event Collectors; software must interpret the Device/Port Type field in the PCI Express Capabilities register to determine the availability of additional registers for Root Ports and Root Complex Event Collectors.

Figure 7-30 shows the PCI Express Advanced Error Reporting Capability structure.

Note that if an error reporting bit field is marked as optional in the error registers, the bits must be implemented or not implemented as a group across the Status, Mask and Severity registers. In other words, a Function is required to implement the same error bit fields in corresponding Status, Mask and Severity registers. Bits corresponding to bit fields that are not implemented must be hardwired to 0, unless otherwise specified.




Figure 7-30: PCI Express Advanced Error Reporting Extended Capability Structure

# 7.10.1. Advanced Error Reporting Enhanced Capability Header (Offset 00h)

Figure 7-31 details the allocation of register fields of an Advanced Error Reporting Enhanced Capability header; Table 7-28 provides the respective bit definitions.

Refer to Section 7.9.3 for a description of the PCI Express Enhanced Capability header. The Extended Capability ID for the Advanced Error Reporting Capability is 0001h.




Figure 7-31: Advanced Error Reporting Enhanced Capability Header

Table 7-28: Advanced Error Reporting Enhanced Capability Header

Bit Location	Register Description	Attributes
15:0	PCI Express Extended Capability ID – This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.	RO
	The Extended Capability ID for the Advanced Error Reporting Capability is 0001h.	
19:16	Capability Version – This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.  Must be 1h for this version of the specification.	RO
31:20	Next Capability Offset – This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.	RO
	For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI compatible Configuration Space and thus must always be either 000h (for terminating list of Capabilities) or greater than 0FFh.	

#### 7.10.2. Uncorrectable Error Status Register (Offset 04h)

The Uncorrectable Error Status register indicates error detection status of individual errors on a PCI Express device Function. An individual error status bit that is Set indicates that a particular error was detected; software may clear an error status by writing a 1b to the respective bit. Refer to Section 6.2 for further details. Register bits not implemented by the Function are hardwired to 0b. Figure 7-32 details the allocation of register fields of the Uncorrectable Error Status register; Table 7-29 provides the respective bit definitions.




Figure 7-32: Uncorrectable Error Status Register

Table 7-29: Uncorrectable Error Status Register

Bit Location	Register Description	Attributes	Default
0	Undefined – The value read from this bit is undefined. In previous versions of this specification, this bit was used to indicate a Link Training Error. System software must ignore the value read from this bit. System software is permitted to write any value to this bit.	Undefined	Undefined
4	Data Link Protocol Error Status	RW1CS	0b
5	Surprise Down Error Status (Optional)	RW1CS	0b
12	Poisoned TLP Status	RW1CS	0b
13	Flow Control Protocol Error Status (Optional)	RW1CS	0b
14	Completion Timeout Status <sup>73</sup>	RW1CS	0b
15	Completer Abort Status (Optional)	RW1CS	0b

<sup>&</sup>lt;sup>73</sup> For Switch Ports, required if the Switch Port issues Non-Posted Requests on its own behalf (vs. only forwarding such Requests generated by other devices). If the Switch Port does not issue such Requests, then the Completion Timeout mechanism is not applicable and this bit must be hardwired to 0b.

Bit Location	Register Description	Attributes	Default
16	Unexpected Completion Status	RW1CS	0b
17	Receiver Overflow Status (Optional)	RW1CS	0b
18	Malformed TLP Status	RW1CS	0b
19	ECRC Error Status (Optional)	RW1CS	0b
20	Unsupported Request Error Status	RW1CS	0b
21	ACS Violation Status	RW1CS	0b

#### 7.10.3. Uncorrectable Error Mask Register (Offset 08h)

The Uncorrectable Error Mask register controls reporting of individual errors by the device Function to the PCI Express Root Complex via a PCI Express Error Message. A masked error (respective bit Set in the mask register) is not logged in the Header Log register, does not update the First Error Pointer, and is not reported to the PCI Express Root Complex by this Function. Refer to Section 6.2 for further details. There is a mask bit per error bit of the Uncorrectable Error Status register. Register fields for bits not implemented by the Function are hardwired to 0b. Figure 7-33 details the allocation of register fields of the Uncorrectable Error Mask register; Table 7-30 provides the respective bit definitions.




Figure 7-33: Uncorrectable Error Mask Register

Table 7-30: Uncorrectable Error Mask Register

Bit Location	Register Description	Attributes	Default
0	Undefined – The value read from this bit is undefined. In previous versions of this specification, this bit was used to mask a Link Training Error. System software must ignore the value read from this bit. System software must only write a value of 1b to this bit.	Undefined	Undefined

Bit Location	Register Description	Attributes	Default
4	Data Link Protocol Error Mask	RWS	0b
5	Surprise Down Error Mask (Optional)	RWS	0b
12	Poisoned TLP Mask	RWS	0b
13	Flow Control Protocol Error Mask (Optional)	RWS	0b
14	Completion Timeout Mask <sup>74</sup>	RWS	0b
15	Completer Abort Mask (Optional)	RWS	0b
16	Unexpected Completion Mask	RWS	0b
17	Receiver Overflow Mask (Optional)	RWS	0b
18	Malformed TLP Mask	RWS	0b
19	ECRC Error Mask (Optional)	RWS	0b
20	Unsupported Request Error Mask	RWS	0b
21	ACS Violation Mask	RWS	0b

#### 7.10.4. Uncorrectable Error Severity Register (Offset 0Ch)

The Uncorrectable Error Severity register controls whether an individual error is reported as a Nonfatal or Fatal error. An error is reported as fatal when the corresponding error bit in the severity register is Set. If the bit is Clear, the corresponding error is considered non-fatal. Refer to Section 6.2 for further details. Register fields for bits not implemented by the Function are hardwired to the specified default value. Figure 7-34 details the allocation of register fields of the Uncorrectable Error Severity register; Table 7-31 provides the respective bit definitions.




Figure 7-34: Uncorrectable Error Severity Register

<sup>&</sup>lt;sup>74</sup> For Switch Ports, required if the Switch Port issues Non-Posted Requests on its own behalf (vs. only forwarding such Requests generated by other devices). If the Switch Port does not issue such Requests, then the Completion Timeout mechanism is not applicable and this bit must be hardwired to 0b.

Table 7-31: Uncorrectable Error Severity Register

Bit Location	Register Description	Attributes	Default
0	Undefined – The value read from this bit is undefined. In previous versions of this specification, this bit was used to Set the severity of a Link Training Error. System software must ignore the value read from this bit. System software is permitted to write any value to this bit.	Undefined	Undefined
4	Data Link Protocol Error Severity	RWS	1b
5	Surprise Down Error Severity (Optional)	RWS	1b
12	Poisoned TLP Severity	RWS	0b
13	Flow Control Protocol Error Severity (Optional)	RWS	1b
14	Completion Timeout Error Severity <sup>75</sup>	RWS	0b
15	Completer Abort Error Severity (Optional)	RWS	0b
16	Unexpected Completion Error Severity	RWS	0b
17	Receiver Overflow Error Severity (Optional)	RWS	1b
18	Malformed TLP Severity	RWS	1b
19	ECRC Error Severity (Optional)	RWS	0b
20	Unsupported Request Error Severity	RWS	0b
21	ACS Violation Severity	RWS	0b

<sup>&</sup>lt;sup>75</sup> For Switch Ports, required if the Switch Port issues Non-Posted Requests on its own behalf (vs. only forwarding such Requests generated by other devices). If the Switch Port does not issue such Requests, then the Completion Timeout mechanism is not applicable and this bit must be hardwired to 0b.

#### 7.10.5. Correctable Error Status Register (Offset 10h)

The Correctable Error Status register reports error status of individual correctable error sources on a PCI Express device Function. When an individual error status bit is Set, it indicates that a particular error occurred; software may clear an error status by writing a 1b to the respective bit. Refer to Section 6.2 for further details. Figure 7-35 details the allocation of register fields of the Correctable Error Status register; Table 7-32 provides the respective bit definitions.




Figure 7-35: Correctable Error Status Register

Table 7-32: Correctable Error Status Register

Bit Location	Register Description	Attributes	Default
0	Receiver Error Status <sup>76</sup>	RW1CS	0b
6	Bad TLP Status	RW1CS	0b
7	Bad DLLP Status	RW1CS	0b
8	REPLAY_NUM Rollover Status	RW1CS	0b
12	Replay Timer Timeout Status	RW1CS	0b
13	Advisory Non-Fatal Error Status	RW1CS	0b

<sup>&</sup>lt;sup>76</sup> For historical reasons, implementation of this bit is optional. If not implemented, this bit must be RsvdZ, and bit 0 of the Correctable Error Mask Register must also not be implemented. Note that some checking for Receiver Errors is required in all cases (see Sections 4.2.1.3, 4.2.4.6, and 4.2.6).

#### 7.10.6. Correctable Error Mask Register (Offset 14h)

The Correctable Error Mask register controls reporting of individual correctable errors by this Function to the PCI Express Root Complex via a PCI Express Error Message. A masked error (respective bit Set in the mask register) is not reported to the PCI Express Root Complex by this Function. Refer to Section 6.2 for further details. There is a mask bit per error bit in the Correctable Error Status register. Figure 7-36 details the allocation of register fields of the Correctable Error Mask register; Table 7-33 provides the respective bit definitions.




Figure 7-36: Correctable Error Mask Register

Table 7-33: Correctable Error Mask Register

Bit Location	Register Description	Attributes	Default
0	Receiver Error Mask <sup>77</sup>	RWS	0b
6	Bad TLP Mask	RWS	0b
7	Bad DLLP Mask	RWS	0b
8	REPLAY_NUM Rollover Mask	RWS	0b
12	Replay Timer Timeout Mask	RWS	0b
13	Advisory Non-Fatal Error Mask – This bit is Set by default to enable compatibility with software that does not comprehend Role-Based Error Reporting.	RWS	1b

<sup>&</sup>lt;sup>77</sup> For historical reasons, implementation of this bit is optional. If not implemented, this bit must be RsvdP, and bit 0 of the Correctable Error Status Register must also not be implemented. Note that some checking for Receiver Errors is required in all cases (see Sections 4.2.1.3, 4.2.4.6, and 4.2.6).

# 7.10.7. Advanced Error Capabilities and Control Register (Offset 18h)

Figure 7-37 details allocation of register fields in the Advanced Error Capabilities and Control register; Table 7-34 provides the respective bit definitions. Handling of multiple errors is discussed in Section 6.2.4.2.




Figure 7-37: Advanced Error Capabilities and Control Register

Table 7-34: Advanced Error Capabilities and Control Register

Bit Location	Register Description	Attributes
4:0	First Error Pointer – The First Error Pointer is a field that identifies the bit position of the first error reported in the Uncorrectable Error Status register. Refer to Section 6.2 for further details.	ROS
5	<b>ECRC Generation Capable</b> – If Set, this bit indicates that the Function is capable of generating ECRC (see Section 2.7).	RO
6	<b>ECRC Generation Enable</b> – When Set, ECRC generation is enabled (see Section 2.7).	RWS
	Functions that do not implement the associated mechanism are permitted to hardwire this bit to 0b.	
	Default value of this bit is 0b.	
7	<b>ECRC Check Capable</b> – If Set, this bit indicates that the Function is capable of checking ECRC (see Section 2.7).	RO
	Functions that do not implement the associated mechanism are permitted to hardwire this bit to 0b.	
8	<b>ECRC Check Enable</b> – When Set, ECRC checking is enabled (see Section 2.7).	RWS
	Default value of this bit is 0b.	

#### 7.10.8. Header Log Register (Offset 1Ch)

The Header Log register captures the header for the TLP corresponding to a detected error; refer to Section 6.2 for further details. Section 6.2 also describes the conditions where the packet header is logged. This register is 16 bytes and adheres to the format of the headers defined throughout this specification.

- The header is captured such that the fields of the header read by software in the same way the headers are presented in this document, when the register is read using DW accesses. Therefore, byte 0 of the header is located in byte 3 of the Header Log register, byte 1 of the header is in byte 2 of the Header Log register and so forth. For 12-byte headers, only bytes 0 through 11 of the Header Log register are used and values in bytes 12 through 15 are undefined.
- Figure 7-38 details allocation of register fields in the Header Log register; Table 7-35 provides the respective bit definitions.

31	24	23	16	15	8	7		0
	Header Log Register (1st DW)							
	Header Byte 0	Н	eader Byte 1	Header Byte 2			Header Byte 3	
	Header Log Register (2nd DW)							
	Header Byte 4	н	eader Byte 5	Header Byte 6			Header Byte 7	
	Header Log Register (3rd DW)							
	Header Byte 8	Н	eader Byte 9	Header Byte 10	)		Header Byte 11	
	Header Log Register (4th DW)							
	Header Byte 12	H€	eader Byte 13	Header Byte 14	1		Header Byte 15	

OM14549A

Figure 7-38: Header Log Register

Table 7-35: Header Log Register

Bit Location	Register Description	Attributes	Default
127:0	Header of TLP associated with error	ROS	0

### 7.10.9. Root Error Command Register (Offset 2Ch)

The Root Error Command register allows further control of Root Complex response to Correctable, Non-Fatal, and Fatal error Messages than the basic Root Complex capability to generate system errors in response to error Messages (either received or internally generated). Bit fields (see Figure 7-39) enable or disable generation of interrupts (claimed by the Root Port or Root Complex Event Collector) in addition to system error Messages according to the definitions in Table 7-36.

For both Root Ports and Root Complex Event Collectors, in order for a received error Message or an internally generated error Message to generate an interrupt enabled by this register, the error Message must be enabled for "transmission" by the Root Port or Root Complex Event Collector (see Section 6.2.4.1 and Section 6.2.8.1).




Figure 7-39: Root Error Command Register

Bit Location	Register Description	Attributes	Default
0	Correctable Error Reporting Enable – When Set, this bit enables the generation of an interrupt when a correctable error is reported by any of the Functions in the hierarchy associated with this Root Port.	RW	0b
	Root Complex Event Collectors provide support for the above described functionality for Root Complex Integrated Endpoints.  Refer to Section 6.2 for further details.		
1	Non-Fatal Error Reporting Enable – When Set, this bit enables the generation of an interrupt when a Non-fatal error is reported by any of the Functions in the hierarchy associated with this Root Port.	RW	Ob
	Root Complex Event Collectors provide support for the above described functionality for Root Complex		

Integrated Endpoints.

Refer to Section 6.2 for further details.

Table 7-36: Root Error Command Register

Bit Location	Register Description	Attributes	Default
2	Fatal Error Reporting Enable – When Set, this bit enables the generation of an interrupt when a Fatal error is reported by any of the Functions in the hierarchy associated with this Root Port.	RW	0b
	Root Complex Event Collectors provide support for the above described functionality for Root Complex Integrated Endpoints.		
	Refer to Section 6.2 for further details.		

System error generation in response to PCI Express error Messages may be turned off by system software using the PCI Express Capability structure described in Section 7.8 when advanced error reporting via interrupts is enabled. Refer to Section 6.2 for further details.

### 7.10.10. Root Error Status Register (Offset 30h)

The Root Error Status register reports status of error Messages (ERR\_COR, ERR\_NONFATAL, and ERR\_FATAL) received by the Root Port, and of errors detected by the Root Port itself (which are treated conceptually as if the Root Port had sent an error Message to itself). In order to update this register, error Messages received by the Root Port and/or internally generated error Messages must be enabled for "transmission" by the primary interface of the Root Port. ERR\_NONFATAL and ERR\_FATAL Messages are grouped together as uncorrectable. Each correctable and uncorrectable (Non-fatal and Fatal) error source has a first error bit and a next error bit associated with it respectively. When an error is received by a Root Complex, the respective first error bit is Set and the Requester ID is logged in the Error Source Identification register. A Set individual error status bit indicates that a particular error category occurred; software may clear an error status by writing a 1b to the respective bit. If software does not clear the first reported error before another error Message is received of the same category (correctable or uncorrectable), the corresponding next error status bit will be set but the Requester ID of the subsequent error Message is discarded. The next error status bits may be cleared by software by writing a 1b to the respective bit as well. Refer to Section 6.2 for further details. This register is updated regardless of the settings of the Root Control register and the Root Error Command register. Figure 7-40 details allocation of register fields in the Root Error Status register; Table 7-37 provides the respective bit definitions. Root Complex Event Collectors provide support for the above-described functionality for Root Complex Integrated Endpoints (and for the Root Complex Event Collector itself). In order to update this register, error Messages received by the Root Complex Event Collector from its associated Root Complex Integrated Endpoints and/or internally generated error Messages must be enabled for "transmission" by the Root Complex Event Collector.

10

15

20

25




Figure 7-40: Root Error Status Register


Table 7-37: Root Error Status Register

Bit Location	Register Description	Attributes
0	<b>ERR_COR Received</b> – Set when a Correctable error Message is received and this bit is not already Set.	RW1CS
	Default value of this bit is 0b.	
1	Multiple ERR_COR Received – Set when a Correctable error Message is received and ERR_COR Received is already Set.	RW1CS
	Default value of this bit is 0b.	
2	ERR_FATAL/NONFATAL Received – Set when either a Fatal or a Non-fatal error Message is received and this bit is not already Set.	RW1CS
	Default value of this bit is 0b.	
3	Multiple ERR_FATAL/NONFATAL Received – Set when either a Fatal or a Non-fatal error is received and ERR_FATAL/NONFATAL Received is already Set.	RW1CS
	Default value of this bit is 0b.	
4	First Uncorrectable Fatal – Set when the first Uncorrectable error Message received is for a Fatal error.	RW1CS
	Default value of this field is 0b.	
5	Non-Fatal Error Messages Received – Set when one or more Non-Fatal Uncorrectable error Messages have been received.	RW1CS
	Default value of this bit is 0b.	

Bit Location	Register Description	Attributes
6	Fatal Error Messages Received – Set when one or more Fatal Uncorrectable error Messages have been received.	RW1CS
	Default value of this bit is 0b.	
31:27	Advanced Error Interrupt Message Number — This register indicates which MSI/MSI-X vector is used for the interrupt message generated in association with any of the status bits of this Capability.	RO
	For MSI, the value in this register indicates the offset between the base Message Data and the interrupt message that is generated. Hardware is required to update this field so that it is correct if the number of MSI Messages assigned to the Function changes when software writes to the Multiple Message Enable field in the MSI Message Control register.	
	For MSI-X, the value in this register indicates which MSI-X Table entry is used to generate the interrupt message. The entry must be one of the first 32 entries even if the Function implements more than 32 entries. For a given MSI-X implementation, the entry must remain constant.	
	If both MSI and MSI-X are implemented, they are permitted to use different vectors, though software is permitted to enable only one mechanism at a time. If MSI-X is enabled, the value in this register must indicate the vector for MSI-X. If MSI is enabled or neither is enabled, the value in this register must indicate the vector for MSI. If software enables both MSI and MSI-X at the same time, the value in this register is undefined.	

### 7.10.11. Error Source Identification Register (Offset 34h)

The Error Source Identification register identifies the source (Requester ID) of first correctable and uncorrectable (Non-fatal/Fatal) errors reported in the Root Error Status register. Refer to Section 6.2 for further details. This register is updated regardless of the settings of the Root Control register and the Root Error Command register. Figure 7-41 details allocation of register fields in the Error Source Identification register; Table 7-38 provides the respective bit definitions.



OM14525A

Figure 7-41: Error Source Identification Register

Table 7-38: Error Source Identification Register

Bit Location	Register Description	Attributes
15:0	ERR_COR Source Identification – Loaded with the Requester ID indicated in the received ERR_COR Message when the ERR_COR Received bit is not already set.	ROS
	Default value of this field is 0000h.	
31:16	ERR_FATAL/NONFATAL Source Identification – Loaded with the Requester ID indicated in the received ERR_FATAL or ERR_NONFATAL Message when the ERR_FATAL/NONFATAL Received bit is not already set.  Default value of this field is 0000h.	ROS

### 7.11. Virtual Channel Capability

The Virtual Channel (VC) Capability is an optional Extended Capability required for devices that have Ports (or for individual Functions) that support functionality beyond the default Traffic Class (TC0) over the default Virtual Channel (VC0). This may apply to devices with only one VC that support TC filtering or to devices that support multiple VCs. Note that a PCI Express device that supports only TC0 over VC0 does not require VC Extended Capability and associated registers. Figure 7-42 provides a high level view of the PCI Express Virtual Channel Capability structure. This structure controls Virtual Channel assignment for PCI Express Links and may be present in any device (or RCRB) that contains (controls) a port, or any device that has a Multi-Function Virtual Channel (MFVC) Capability structure. Some registers/fields in the PCI Express Virtual Channel Capability structure may have different interpretation for Endpoints, Switch Ports, Root Ports and RCRB. Software must interpret the Device/Port Type field in the PCI Express Capabilities register to determine the availability and meaning of these registers/fields.

The PCI Express VC Capability structure is permitted in the Extended Configuration Space of all single-Function devices or in RCRBs.

- A multi-Function device at an Upstream Port is permitted to optionally contain a Multi-Function Virtual Channel (MFVC) Capability structure (see Section 7.18). If a multi-Function device contains an MFVC Capability structure, any or all of its Functions are permitted to contain a VC Capability structure. Per-Function VC Capability structures are also permitted for devices inside a Switch that contain only Switch Downstream Port Functions, or for Root Complex Integrated Endpoints.

  Otherwise, only Function 0 is permitted to contain a VC Capability structure.
  - To preserve software backward compatibility, two Extended Capability IDs are permitted for VC Capability structures: 0002h and 0009h. Any VC Capability structure in a device that also contains an MFVC Capability structure must use the Extended Capability ID 0009h. A VC Capability structure in a device that does not contain an MFVC Capability structure must use the Extended Capability ID 0002h.

10

25




Figure 7-42: PCI Express Virtual Channel Capability Structure

The following sections describe the registers/fields of the PCI Express Virtual Channel Capability structure.

### 7.11.1. Virtual Channel Enhanced Capability Header

Refer to Section 7.9.3 for a description of the PCI Express Enhanced Capability header. A Virtual Channel Capability must use one of two Extended Capability IDs: 0002h or 0009h. Refer to Section 7.11 for rules governing when each should be used. Figure 7-43 details allocation of register fields in the Virtual Channel Enhanced Capability header; Table 7-39 provides the respective bit definitions.




Figure 7-43: Virtual Channel Enhanced Capability Header

Table 7-39: Virtual Channel Enhanced Capability Header

Bit Location	Register Description	Attributes
15:0	PCI Express Extended Capability ID – This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.	RO
	Extended Capability ID for the Virtual Channel Capability is either 0002h or 0009h.	
19:16	Capability Version – This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.	RO
	Must be 1h for this version of the specification.	
31:20	Next Capability Offset – This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.	RO
	For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI compatible Configuration Space and thus must always be either 000h (for terminating list of Capabilities) or greater than 0FFh.	

### 7.11.2. Port VC Capability Register 1

The Port VC Capability Register 1 describes the configuration of the Virtual Channels associated with a PCI Express Port. Figure 7-44 details allocation of register fields in the Port VC Capability Register 1; Table 7-40 provides the respective bit definitions.




Figure 7-44: Port VC Capability Register 1

Table 7-40: Port VC Capability Register 1

Bit Location	Register Desc	ription	Attributes
2:0	Extended VC Count – Indicates the number of (extended) Virtual Channels in addition to the default VC supported by the device. This field is valid for all Functions.		RO
		value of this field is 000b (for devices that only fault VC). The maximum value is 7.	
6:4	(extended) Virt belonging to th lowest priority	extended VC Count – Indicates the number of ual Channels in addition to the default VC e low-priority VC (LPVC) group that has the with respect to other VC resources in a strictitration. This field is valid for all Functions.	RO
	The minimum value is Extend	value of this field is 000b and the maximum ded VC Count.	
9:8	Reference Clock – Indicates the reference clock for Virtual Channels that support time-based WRR Port Arbitration. This field is valid for RCRBs, Switch Ports, and Root Ports that support peer-to-peer traffic. It is not valid for Root Ports that do not support peer-to-peer traffic, Endpoints, and Switches or Root Complexes not implementing WRR, and must be hardwired to 00b.		RO
	Defined encodings are:		
	00b	100 ns reference clock	
	01b – 11b	Reserved	

Bit Location	Registe	Register Description		
is valid only for RCRBs, Switch Ports, and Root Posupport peer-to-peer traffic. It is not valid and mus		Port Arbitration table entry in the Function. This field only for RCRBs, Switch Ports, and Root Ports that peer-to-peer traffic. It is not valid and must be ed to 00b for Root Ports that do not support peer-to-	RO	
	Defined encodings are:			
	00b	The size of Port Arbitration table entry is 1 bit.		
	01b	The size of Port Arbitration table entry is 2 bits.		
	10b	The size of Port Arbitration table entry is 4 bits.		
	11b	The size of Port Arbitration table entry is 8 bits.		

### 7.11.3. Port VC Capability Register 2

The Port VC Capability Register 2 provides further information about the configuration of the Virtual Channels associated with a PCI Express Port. Figure 7-45 details allocation of register fields in the Port VC Capability Register 2; Table 7-41 provides the respective bit definitions.



OM14532

Figure 7-45: Port VC Capability Register 2

Table 7-41: Port VC Capability Register 2

Bit Location	Register Desc	cription	Attributes	
7:0	supported by t for all Functior field greater th	VC Arbitration Capability – Indicates the types of VC Arbitration supported by the Function for the LPVC group. This field is valid for all Functions that report a Low Priority Extended VC Count field greater than 0. For all other Functions, this field must hardwired to 00h.		
	Capability defi Set, it indicate	on within this field corresponds to a VC Arbitration ned below. When more than 1 bit in this field is s that the Port can be configured to provide bitration services.		
	Defined bit pos	sitions are:		
	Bit 0	Hardware fixed arbitration scheme, e.g., Round Robin		
	Bit 1	Weighted Round Robin (WRR) arbitration with 32 phases		
	Bit 2	WRR arbitration with 64 phases		
	Bit 3	WRR arbitration with 128 phases		
	Bits 4-7	Reserved		
31:24		n Table Offset – Indicates the location of the VC ole. This field is valid for all Functions.	RO	
	DQWORDS (1	ains the zero-based offset of the table in 6 bytes) from the base address of the Virtual bility structure. A value of 0 indicates that the table		

### 7.11.4. Port VC Control Register

Figure 7-46 details allocation of register fields in the Port VC Control register; Table 7-42 provides the respective bit definitions.




Figure 7-46: Port VC Control Register

Table 7-42: Port VC Control Register

Bit Location	Register Description	Attributes
0	Load VC Arbitration Table – Used by software to update the VC Arbitration Table. This bit is valid for all Functions when the selected VC Arbitration uses the VC Arbitration Table.	RW
	Software sets this bit to request hardware to apply new values programmed into VC Arbitration Table; clearing this bit has no effect. Software checks the VC Arbitration Table Status bit to confirm that new values stored in the VC Arbitration Table are latched by the VC arbitration logic.	
	This bit always returns 0b when read.	
3:1	VC Arbitration Select – Used for software to configure the VC arbitration by selecting one of the supported VC Arbitration schemes indicated by the VC Arbitration Capability field in the Port VC Capability Register 2. This field is valid for all Functions.	RW
	The value of this field is the number corresponding to one of the asserted bits in the VC Arbitration Capability field.	
	This field cannot be modified when more than one VC in the LPVC group is enabled.	

### 7.11.5. Port VC Status Register

The Port VC Status register provides status of the configuration of Virtual Channels associated with a Port. Figure 7-47 details allocation of register fields in the Port VC Status register; Table 7-43 provides the respective bit definitions.



Figure 7-47: Port VC Status Register

Table 7-43: Port VC Status Register

Bit Location	Register Description	Attributes
0	VC Arbitration Table Status – Indicates the coherency status of the VC Arbitration Table. This field is valid for all Functions when the selected VC uses the VC Arbitration Table.	RO
	This bit is Set by hardware when any entry of the VC Arbitration Table is written by software. This bit is cleared by hardware when hardware finishes loading values stored in the VC Arbitration Table after software sets the Load VC Arbitration Table field in the Port VC Control register.  Default value of this field is 0b.	

### 7.11.6. VC Resource Capability Register

The VC Resource Capability register describes the capabilities and configuration of a particular Virtual Channel resource. Figure 7-48 details allocation of register fields in the VC Resource Capability register; Table 7-44 provides the respective bit definitions.




Figure 7-48: VC Resource Capability Register

Table 7-44: VC Resource Capability Register

		7-44. VC Resource Capability Register	A
Bit Location	Register Des	•	Attributes
7:0	Port Arbitratic supported by the Ports, Root Population of the but not for Endingeer traffic.	RO	
	Arbitration Cap this field is Se	on within this field corresponds to a Port pability defined below. When more than 1 bit in t, it indicates that the VC resource can be provide different arbitration services.	
		cts among these capabilities by writing to the Port ect field (see below).	
	Defined bit pos	sitions are:	
	Bit 0	Non-configurable hardware-fixed arbitration scheme, e.g., Round Robin (RR)	
	Bit 1	Weighted Round Robin (WRR) arbitration with 32 phases	
	Bit 2	WRR arbitration with 64 phases	
	Bit 3	WRR arbitration with 128 phases	
	Bit 4	Time-based WRR with 128 phases	
	Bit 5	WRR arbitration with 256 phases	
	Bits 6-7	Reserved	
14	previous versi indicate Advar	The value read from this bit is undefined. In ons of this specification, this bit was used to need Packet Switching. System software must ue read from this bit.	RO
15	without the No on this VC. W attribute is app permitted to be Section 2.2.6.9 is applicable.	Transactions – When Clear, transactions with or Snoop bit Set within the TLP header are allowed then Set, any transaction for which the No Snoop blicable but is not Set within the TLP header is a rejected as an Unsupported Request. Refer to for information on where the No Snoop attribute This field is valid for Root Ports and RCRB; it is indpoints or Switch Ports.	HwInit
22:16	slots (minus of when it is conf example, a va maximum num indicates the s This field is va peer-to-peer to Root Ports that this field is val	ne Slots – Indicates the maximum number of time ne) that the VC resource is capable of supporting figured for time-based WRR Port Arbitration. For lue 000 0000b in this field indicates the supported of time slots is 1 and a value of 111 1111b supported maximum number of time slot is 128. Ilid for all Switch Ports, Root Ports that support raffic, and RCRBs, but is not valid for Endpoints or at do not support peer-to-peer traffic. In addition, id only when the Port Arbitration Capability field the VC resource supports time-based WRR Port	HwInit

Bit Location	Register Description	Attributes
31:24	Port Arbitration Table Offset – Indicates the location of the Port Arbitration Table associated with the VC resource. This field is valid for all Switch Ports, Root Ports that support peer-to-peer traffic, and RCRBs, but is not valid for Endpoints or Root Ports that do not support peer-to-peer traffic.	RO
	This field contains the zero-based offset of the table in DQWORDS (16 bytes) from the base address of the Virtual Channel Capability structure. A value of 00h indicates that the table is not present.	

### 7.11.7. VC Resource Control Register

Figure 7-49 details allocation of register fields in the VC Resource Control register; Table 7-45 provides the respective bit definitions.




Figure 7-49: VC Resource Control Register

Table 7-45: VC Resource Control Register

Bit Location	Register Description	Attributes
7:0	TC/VC Map – This field indicates the TCs that are mapped to the VC resource. This field is valid for all Functions.	RW (see the note
	Bit locations within this field correspond to TC values. For example, when bit 7 is Set in this field, TC7 is mapped to this VC resource. When more than 1 bit in this field is Set, it indicates that multiple TCs are mapped to the VC resource.	for exceptions)
	In order to remove one or more TCs from the TC/VC Map of an enabled VC, software must ensure that no new or outstanding transactions with the TC labels are targeted at the given Link.	
	Default value of this field is FFh for the first VC resource and is 00h for other VC resources.	
	Note:	
	Bit 0 of this field is read-only. It must be Set for the default VC0 and Clear for all other enabled VCs.	

Bit Location	Register Description	Attributes
16	Load Port Arbitration Table – When Set, this bit updates the Port Arbitration logic from the Port Arbitration Table for the VC resource. This bit is valid for all Switch Ports, Root Ports that support peer-to-peer traffic, and RCRBs, but is not valid for Endpoints or Root Ports that do not support peer-to-peer traffic. In addition, this bit is only valid when the Port Arbitration Table is used by the selected Port Arbitration scheme (that is indicated by a Set bit in the Port Arbitration Capability field selected by Port Arbitration Select).	RW
	Software sets this bit to signal hardware to update Port Arbitration logic with new values stored in Port Arbitration Table; clearing this bit has no effect. Software uses the Port Arbitration Table Status bit to confirm whether the new values of Port Arbitration Table are completely latched by the arbitration logic.	
	This bit always returns 0b when read.	
	Default value of this bit is 0b.	
19:17	Port Arbitration Select – This field configures the VC resource to provide a particular Port Arbitration service. This field is valid for RCRBs, Root Ports that support peer-to-peer traffic, and Switch Ports, but is not valid for Endpoints or Root Ports that do not support peer-to-peer traffic.	RW
	The permissible value of this field is a number corresponding to one of the asserted bits in the Port Arbitration Capability field of the VC resource.	
26:24	<b>VC ID</b> – This field assigns a VC ID to the VC resource (see note for exceptions). This field is valid for all Functions.	RW
	This field cannot be modified when the VC is already enabled.	
	Note:	
	For the first VC resource (default VC), this field is read-only and must be hardwired to 000b.	

Bit Location	Register Description	Attributes
31	VC Enable – This bit, when Set, enables a Virtual Channel (see note 1 for exceptions). The Virtual Channel is disabled when this bit is cleared. This bit is valid for all Functions.	RW
	Software must use the VC Negotiation Pending bit to check whether the VC negotiation is complete.	
	Default value of this bit is 1b for the first VC resource and is 0b for other VC resource(s).	
	Notes:	
	This bit is hardwired to 1b for the default VC (VC0), i.e., writing to this bit has no effect for VC0.	
	To enable a Virtual Channel, the VC Enable bits for that Virtual Channel must be Set in both components on a Link.	
	To disable a Virtual Channel, the VC Enable bits for that Virtual Channel must be cleared in both components on a Link.	
	Software must ensure that no traffic is using a Virtual Channel at the time it is disabled.	
	<ol> <li>Software must fully disable a Virtual Channel in both components on a Link before re-enabling the Virtual Channel.</li> </ol>	

### 7.11.8. VC Resource Status Register

Figure 7-50 details allocation of register fields in the VC Resource Status register; Table 7-46 provides the respective bit definitions.




Figure 7-50: VC Resource Status Register

Table 7-46: VC Resource Status Register

Bit Location	Register Description	Attributes
0	Port Arbitration Table Status – This bit indicates the coherency status of the Port Arbitration Table associated with the VC resource. This bit is valid for RCRBs, Root Ports that support peer-to-peer traffic, and Switch Ports, but is not valid for Endpoints or Root Ports that do not support peer-to-peer traffic. In addition, this bit is valid only when the Port Arbitration Table is used by the selected Port Arbitration for the VC resource.	RO
	This bit is Set by hardware when any entry of the Port Arbitration Table is written to by software. This bit is cleared by hardware when hardware finishes loading values stored in the Port Arbitration Table after software sets the Load Port Arbitration Table bit.	
	Default value of this bit is 0b.	
1	VC Negotiation Pending –This bit indicates whether the Virtual Channel negotiation (initialization or disabling) is in pending state. This bit is valid for all Functions.	RO
	The value of this bit is defined only when the Link is in the DL_Active state and the Virtual Channel is enabled (its VC Enable bit is Set).	
	When this bit is Set by hardware, it indicates that the VC resource has not completed the process of negotiation. This bit is cleared by hardware after the VC negotiation is complete (on exit from the FC_INIT2 state). For VC0, this bit is permitted to be hardwired to 0b.	
	Before using a Virtual Channel, software must check whether the VC Negotiation Pending bits for that Virtual Channel are Clear in both components on the Link.	

### 7.11.9. VC Arbitration Table

The VC Arbitration Table is a read-write register array that is used to store the arbitration table for VC Arbitration. This register array is valid for all Functions when the selected VC Arbitration uses a WRR table. If it exists, the VC Arbitration Table is located by the VC Arbitration Table Offset field.

The VC Arbitration Table is a register array with fixed-size entries of 4 bits. Figure 7-51 depicts the table structure of an example VC Arbitration Table with 32 phases. Each 4-bit table entry corresponds to a phase within a WRR arbitration period. The definition of table entry is depicted in Table 7-47. The lower 3 bits (bits 0-2) contain the VC ID value, indicating that the corresponding phase within the WRR arbitration period is assigned to the Virtual Channel indicated by the VC ID (must be a valid VC ID that corresponds to an enabled VC).

The highest bit (bit 3) of the table entry is reserved. The length of the table depends on the selected VC Arbitration as shown in Table 7-48.

When the VC Arbitration Table is used by the default VC Arbitration method, the default values of the table entries must be all zero to ensure forward progress for the default VC (with VC ID of 0).




Figure 7-51: Example VC Arbitration Table with 32 Phases

Table 7-47: Definition of the 4-bit Entries in the VC Arbitration Table

Bit Location	Description	Attributes
2:0	VC ID	RW
3	RsvdP	RW

Table 7-48: Length of the VC Arbitration Table

VC Arbitration Select	VC Arbitration Table Length (in # of Entries)
001b	32
010b	64
011b	128

### 7.11.10. Port Arbitration Table

10

15

The Port Arbitration Table register is a read-write register array that is used to store the WRR or time-based WRR arbitration table for Port Arbitration for the VC resource. This register array is valid for all Switch Ports, Root Ports that support peer-to-peer traffic, and RCRBs, but is not valid for Endpoints or Root Ports that do not support peer-to-peer traffic. It is only present when one or more asserted bits in the Port Arbitration Capability field indicate that the component supports a Port Arbitration scheme that uses a programmable arbitration table. Furthermore, it is only valid when one of the above-mentioned bits in the Port Arbitration Capability field is selected by the Port Arbitration Select field.

The Port Arbitration Table represents one Port arbitration period. Figure 7-52 shows the structure of an example Port Arbitration Table with 128 phases and 2-bit table entries. Each table entry containing a Port Number corresponds to a phase within a Port arbitration period. For example, a table with 2-bit entries can be used by a Switch component with up to four Ports. A Port Number written to a table entry indicates that the phase within the Port Arbitration period is assigned to the selected PCI Express Port (the Port Number must be a valid one).

- When the WRR Port Arbitration is used for a VC of any Egress Port, at each arbitration phase, the Port Arbiter serves one transaction from the Ingress Port indicated by the Port Number of the current phase. When finished, it immediately advances to the next phase. A phase is skipped, i.e., the Port Arbiter simply moves to the next phase immediately if the Ingress Port indicated by the phase does not contain any transaction for the VC (note that a phase cannot contain the Egress Port's Port Number).
- When the Time-based WRR Port Arbitration is used for a VC of any given Port, at each arbitration phase aligning to a virtual timeslot, the Port Arbiter serves one transaction from the Ingress Port indicated by the Port Number of the current phase. It advances to the next phase at the next virtual timeslot. A phase indicates an "idle" timeslot, i.e., the Port Arbiter does not serve any transaction during the phase, if
  - the phase contains the Egress Port's Port Number, or
  - the Ingress Port indicated by the phase does not contain any transaction for the VC.

The Port Arbitration Table Entry Size field in the Port VC Capability Register 1 determines the table entry size. The length of the table is determined by the Port Arbitration Select field as shown in Table 7-49.

When the Port Arbitration Table is used by the default Port Arbitration for the default VC, the default values for the table entries must contain at least one entry for each of the other PCI Express Ports of the component to ensure forward progress for the default VC for each Port. The table may contain RR or RR-like fair Port Arbitration for the default VC.




Figure 7-52: Example Port Arbitration Table with 128 Phases and 2-bit Table Entries

5

10

15

20

Table 7-49: Length of Port Arbitration Table

Port Arbitration Select	Port Arbitration Table Length (in Number of Entries)
001b	32
010b	64
011b	128
100b	128
101b	256

### 7.12. Device Serial Number Capability

The PCI Express Device Serial Number Capability is an optional Extended Capability that may be implemented by any PCI Express device Function. The Device Serial Number is a read-only 64-bit value that is unique for a given PCI Express device. Figure 7-53 details allocation of register fields in the PCI Express Capability structure.

All multi-Function devices that implement this Capability must implement it for Function 0; other Functions that implement this Capability must return the same Device Serial Number value as that reported by Function 0.

A PCI Express multi-device component such as a PCI Express Switch that implements this Capability must return the same Device Serial Number for each device.




Figure 7-53: PCI Express Device Serial Number Capability Structure

# 7.12.1. Device Serial Number Enhanced Capability Header (Offset 00h)

Figure 7-54 details allocation of register fields in the Device Serial Number Enhanced Capability header; Table 7-50 provides the respective bit definitions. Refer to Section 7.9.3 for a description of the PCI Express Enhanced Capability header. The Extended Capability ID for the Device Serial Number Capability is 0003h.




Figure 7-54: Device Serial Number Enhanced Capability Header

Table 7-50: Device Serial Number Enhanced Capability Header

Bit Location	Register Description	Attributes
15:0	PCI Express Extended Capability ID – This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.	RO
	Extended Capability ID for the Device Serial Number Capability is 0003h.	
19:16	Capability Version – This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.	RO
	Must be 1h for this version of the specification.	
31:20	Next Capability Offset – This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.	RO
	For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI compatible Configuration Space and thus must always be either 000h (for terminating list of Capabilities) or greater than 0FFh.	

### 7.12.2. Serial Number Register (Offset 04h)

The Serial Number register is a 64-bit field that contains the IEEE defined 64-bit extended unique identifier (EUI-64<sup>TM</sup>). Figure 7-55 details allocation of register fields in the Serial Number register; Table 7-51 provides the respective bit definitions.




Figure 7-55: Serial Number Register

Table 7-51: Serial Number Register

Bit Location	Register Description	Attributes
63:0	PCI Express Device Serial Number – This field contains the IEEE defined 64-bit extended unique identifier (EUI-64™). This identifier includes a 24-bit company id value assigned by IEEE registration authority and a 40-bit extension identifier assigned by the manufacturer.	RO

# 7.13. PCI Express Root Complex Link Declaration Capability

The PCI Express Root Complex Link Declaration Capability is an optional Capability that is permitted to be implemented by Root Ports, Root Complex Integrated Endpoints, or RCRBs to declare a Root Complex's internal topology.

A Root Complex consists of one or more following elements:

☐ Functions

- □ PCI Express Root Port
   □ A default system Egress Port or an internal sink unit such as memory (represented by an RCRB)
   □ Internal Data Paths/Links (represented by an RCRB on either side of an internal Link)
   □ Integrated devices
  - A Root Complex Component is a logical aggregation of the above described Root Complex elements. No single element can be part of more than one Root Complex Component. Each Root Complex Component must have a unique Component ID.

A Root Complex is represented either as an opaque Root Complex or as a collection of one or more Root Complex Components.

The PCI Express Root Complex Link Declaration Capability is permitted to be present in a Root Complex element's Configuration Space or RCRB. It declares Links from the respective element to other elements of the same Root Complex Component or to an element in another Root Complex Component. The Links are required to be declared bidirectional such that each valid data path from one element to another has corresponding Link entries in the Configuration Space (or RCRB) of both elements.

The PCI Express Root Complex Link Declaration Capability is permitted to also declare an association between a Configuration Space element (Root Port or Root Complex Integrated Endpoint) and an RCRB Header Capability (see Section 7.20) contained in an RCRB that affects the behavior of the Configuration Space element. Note that an RCRB Header association is not declared bidirectional; the association is only declared by the Configuration Space element and not by the target RCRB.



10

20

### IMPLEMENTATION NOTE

### Topologies to Avoid

Topologies that create more than one data path between any two Root Complex elements (either directly or through other Root Complex elements) may not be able to support bandwidth allocation in a standard manner. The description of how traffic is routed through such a topology is implementation specific, meaning that general purpose-operating systems may not have enough information about such a topology to correctly support bandwidth allocation. In order to circumvent this problem, these operating systems may require that a single RCRB element (of type Internal Link) not declare more than one Link to a Root Complex Component other than the one containing the RCRB element itself.

The PCI Express Root Complex Link Declaration Capability, as shown in Figure 7-56, consists of the PCI Express Enhanced Capability header and Root Complex Element Self Description followed by one or more Root Complex Link Entries.




Figure 7-56: PCI Express Root Complex Link Declaration Capability

# 7.13.1. Root Complex Link Declaration Enhanced Capability Header

The Extended Capability ID for the Root Complex Link Declaration Capability is 0005h.




Figure 7-57: Root Complex Link Declaration Enhanced Capability Header

Table 7-52: Root Complex Link Declaration Enhanced Capability Header

Bit Location	Register Description	Attributes
15:0	<b>PCI Express Extended Capability ID</b> – This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.	RO
	Extended Capability ID for the Link Declaration Capability is 0005h.	
19:16	<b>Capability Version</b> – This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.	RO
	Must be 1h for this version of the specification.	
31:20	Next Capability Offset – This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.	RO
	For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI compatible Configuration Space and thus must always be either 000h (for terminating list of Capabilities) or greater than 0FFh.	
	The bottom 2 bits of this offset are reserved and must be implemented as 00b although software must mask them to allow for future uses of these bits.	

### 7.13.2. Element Self Description

The Element Self Description register provides information about the Root Complex element containing the Link Declaration Capability.




Figure 7-58: Element Self Description Register

Table 7-53: Element Self Description Register

Bit Location	Register Description	Attributes
3:0	Element Type – This field indicates the type of the Root Complex Element. Defined encodings are:	RO
	0h Configuration Space Element	
	1h System Egress Port or internal sink (memory)	
	2h Internal Root Complex Link	
	3h-15h Reserved	
15:8	Number of Link Entries – This field indicates the number of Link entries following the Element Self Description. This field must report a value of 01h or higher.	Hwlnit
23:16	Component ID – This field identifies the Root Complex Component that contains this Root Complex Element. Components IDs must start at 01h, as a value of 00h is reserved.	HwInit
31:24	<b>Port Number</b> – This field specifies the Port Number associated with this element with respect to the Root Complex Component that contains this element.	Hwlnit
	An element with a Port Number of 00h indicates the default Egress Port to configuration software.	

### 7.13.3. Link Entries

Link Entries start at offset 10h of the PCI Express Root Complex Link Declaration Capability structure. Each Link Entry consists of a Link description followed by a 64-bit Link address at offset 08h from the start of Link entry identifying the target element for the declared Link. A Link Entry declares an internal Link to another Root Complex Element.




Figure 7-59: Link Entry

### 7.13.3.1. Link Description

The Link Description is located at offset 00h from the start of a Link Entry and is defined as follows:




Figure 7-60: Link Description Register

Table 7-54: Link Description Register

Bit Location	Register Description	Attributes
0	<b>Link Valid</b> – When Set, this bit indicates that the Link Entry specifies a valid Link. Link entries that do not have either this bit Set or the Associate RCRB Header bit Set (or both) are ignored by software.	HwInit
1	Link Type – This bit indicates the target type of the Link and defines the format of the Link address field. Defined Link Type values are:	Hwlnit
	0b – Link points to memory-mapped space <sup>78</sup> (for RCRB). The Link address specifies the 64-bit base address of the target RCRB.	
	1b – Link points to Configuration Space (for a Root Port or Root Complex Integrated Endpoint). The Link address specifies the configuration address (PCI Segment Group, Bus, Device, Function) of the target element.	
2	Associate RCRB Header – When Set, this bit indicates that the Link Entry associates the declaring element with an RCRB Header Capability in the target RCRB. Link entries that do not have either this bit Set or the Link Valid bit Set (or both) are ignored by software.	HwInit
	The Link Type bit must be Clear when this bit is Set.	
23:16	Target Component ID – This field identifies the Root Complex Component that is targeted by this Link entry. Components IDs must start at 01h, as a value of 00h is reserved	Hwlnit

 $<sup>^{78}</sup>$  The memory-mapped space for accessing an RCRB is not the same as Memory Space, and must not overlap with Memory Space.

Bit Location	Register Description	Attributes
31:24	Target Port Number – This field specifies the Port Number associated with the element targeted by this Link entry; the target Port Number is with respect to the Root Complex Component (identified by the Target Component ID) that contains the target element.	HwInit

### 7.13.3.2. Link Address

5

10

15

The Link address is a HwInit field located at offset 08h from the start of a Link Entry that identifies the target element for the Link entry. For a Link of Link Type 0 in its Link Description, the Link address specifies the memory-mapped base address of RCRB. For a Link of Link Type 1 in its Link Description, the Link address specifies the Configuration Space address of a PCI Express Root Port or a Root Complex Integrated Endpoint.

### 7.13.3.2.1. Link Address for Link Type 0

For a Link pointing to a memory-mapped RCRB (Link Type bit = 0), the first DWORD specifies the lower 32 bits of the RCRB base address of the target element as shown below; bits 11:0 are hardwired to 000h and reserved for future use. The second DWORD specifies the high order 32 bits (63:32) of the base address of the target element.




Figure 7-61: Link Address for Link Type 0

### 7.13.3.2.2. Link Address for Link Type 1

For a Link pointing to the Configuration Space of a Root Complex element (Link Type bit = 1), bits in the first DWORD specify the Bus, Device, and Function Number of the target element. As shown in Figure 7-62, bits 2:0 (N) encode the number of bits n associated with the Bus Number, with N = 000b specifying n = 8 and all other encodings specifying n = 8 are reserved and hardwired to 0. Bits 14:12 specify the Function Number, and bits 19:15 specify the Device Number. Bits (19 + n):20 specify the Bus Number, with  $1 \le n \le 8$ .

Bits 31:(20 + n) of the first DWORD together with the second DWORD optionally identify the target element's hierarchy for systems implementing the PCI Express Enhanced Configuration Access Mechanism by specifying bits 63:(20 + n) of the memory-mapped Configuration Space base

address of the PCI Express hierarchy associated with the targeted element; single hierarchy systems that do not implement more than one memory mapped Configuration Space are allowed to report a value of zero to indicate default Configuration Space.

A Configuration Space base address [63:(20 + n)] equal to zero indicates that the Configuration Space address defined by bits (19 + n):12 (Bus Number, Device Number, and Function Number) exists in the default PCI Segment Group; any non-zero value indicates a separate Configuration Space base address.

Software must not use *n* outside the context of evaluating the Bus Number and memory-mapped Configuration Space base address for this specific target element. In particular, *n* does not necessarily indicate the maximum Bus Number supported by the associated PCI Segment Group.




Figure 7-62: Link Address for Link Type 1

Table 7-55: Link Address for Link Type 1

Bit Location	Register Description	Attributes
2:0	N – Encoded number of Bus Number bits	Hwlnit
14:12	Function Number	Hwlnit
19:15	Device Number	HwInit
(19 + <i>n</i> ):20	Bus Number	HwInit
63:(20 + <i>n</i> )	PCI Express Configuration Space Base Address $(1 \le n \le 8)$	Hwlnit
	Note:	
	A Root Complex that does not implement multiple Configuration Spaces is allowed to report this field as 0.	

5

10

# 7.14. PCI Express Root Complex Internal Link Control Capability

The PCI Express Root Complex Internal Link Control Capability is an optional Capability that controls an internal Root Complex Link between two distinct Root Complex Components. This Capability is valid for RCRBs that declare an Element Type field as Internal Root Complex Link in the Element Self-Description register of the Root Complex Link Declaration Capability structure.

The Root Complex Internal Link Control Capability structure is defined as shown in Figure 7-63.




Figure 7-63: Root Complex Internal Link Control Capability

# 7.14.1. Root Complex Internal Link Control Enhanced Capability Header

The Extended Capability ID for the Root Complex Internal Link Control Capability is 0006h.




Figure 7-64: Root Internal Link Control Enhanced Capability Header

Table 7-56: Root Complex Internal Link Control Enhanced Capability Header

Bit Location	Register Description	Attributes
15:0	<b>PCI Express Extended Capability ID</b> – This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.	RO
	Extended Capability ID for the Link Declaration Capability is 0006h.	
19:16	Capability Version – This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.	RO
	Must be 1h for this version of the specification.	
31:20	Next Capability Offset – This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.	RO
	For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI compatible Configuration Space and thus must always be either 000h (for terminating list of Capabilities) or greater than 0FFh.	
	The bottom 2 bits of this offset are reserved and must be implemented as 00b although software must mask them to allow for future uses of these bits.	

### 7.14.2. Root Complex Link Capabilities Register

The Root Complex Link Capabilities register identifies capabilities for this Link.




Figure 7-65: Root Complex Link Capabilities Register

Table 7-57: Root Complex Link Capabilities Register

Bit Location	Register Description	Attributes
3:0	Supported Link Speeds – This field indicates the supported Link speed(s) of the associated Link.	RO
	Defined encodings are:	
	0001b 2.5 GT/s Link speed supported	
	0010b 5.0 GT/s and 2.5 GT/s Link speeds supported	
	All other encodings are reserved. A Root Complex that does not support this feature must report 0000b in this field.	
9:4	<b>Maximum Link Width</b> – This field indicates the maximum width of the given Link.	RO
	Defined encodings are:	
	00 0001b x1	
	00 0010b x2	
	00 0100b x4	
	00 1000b x8	
	00 1100b x12	
	01 0000b x16	
	10 0000b x32	
	All other encodings are reserved. A Root Complex that does not support this feature must report 00 0000b in this field.	
11:10	Active State Power Management (ASPM) Support – This field indicates the level of ASPM supported on the given Link.	RO
	Defined encodings are:	
	00b No ASPM Support	
	01b L0s Entry Supported	
	10b L1 Entry Supported	
	11b L0s and L1 Supported	

Bit Location	Register	Register Description		
14:12	the given this Port encoding	RO		
	000b	Less than 64 ns		
	001b	64 ns to less than 128 ns		
	010b	128 ns to less than 256 ns		
	011b	256 ns to less than 512 ns		
	100b	512 ns to less than 1 μs		
	101b	1 μs to less than 2 μs		
	110b	2 μs to 4 μs		
	111b	More than 4 μs		
17:15	given Lin	Latency – This field indicates the L1 exit latency for the k. The value reported indicates the length of time this tires to complete transition from L1 to L0.	RO	
	Defined e	encodings are:		
	000b	Less than 1µs		
	001b	1 μs to less than 2 μs		
	010b	2 μs to less than 4 μs		
	011b	4 μs to less than 8 μs		
	100b	8 μs to less than 16 μs		
	101b	16 μs to less than 32 μs		
	110b	32 μs to 64 μs		
	111b	More than 64 μs		

### 7.14.3. Root Complex Link Control Register

The Link Control register controls parameters for this internal Link.




Figure 7-66: Root Complex Link Control Register

Table 7-58: Root Complex Link Control Register

Bit Location	Register Description	Attributes
1:0	Active State Power Management (ASPM) Control – This field controls the level of ASPM supported on the given Link.	RW
	Defined encodings are:	
	00b Disabled	
	01b L0s Entry Enabled	
	10b L1 Entry Enabled	
	11b L0s and L1 Entry Enabled	
	Note: "L0s Entry Enabled" indicates the Transmitter entering L0s is supported. The Receiver must be capable of entering L0s even when the field is disabled (00b).	
	Default value of this field is implementation specific.	
	ASPM L1 must be enabled by software in the Upstream component on a Link prior to enabling ASPM L1 in the Downstream component on that Link. When disabling ASPM L1, software must disable ASPM L1 in the Downstream component on a Link prior to disabling ASPM L1 in the Upstream component on that Link. ASPM L1 must only be enabled on the Downstream component if both components on a Link support ASPM L1.	
	A Root Complex that does not support this feature for the given internal Link must hardwire this field to 00b.	
7	Extended Synch – This bit when Set forces the transmission of additional Ordered Sets when exiting the L0s state (see Section 4.2.4.5) and when in the Recovery state (see Section 4.2.6.4.1). This mode provides external devices (e.g., logic analyzers) monitoring the Link time to achieve bit and Symbol lock before the Link enters the L0 state and resumes communication.	RW
	A Root Complex that does not support this feature for the given internal Link must hardwire this bit to 0b.	
	Default value for this bit is 0b.	

### 7.14.4. Root Complex Link Status Register

The Link Status register provides information about Link specific parameters.



Figure 7-67: Root Complex Link Status Register

Table 7-59: Root Complex Link Status Register

Bit Location	Register Description	Attributes
3:0	Current Link Speed – This field indicates the negotiated Link speed of the given Link.	RO
	Defined encodings are:	
	0001b 2.5 GT/s Link	
	0010b 5.0 GT/s Link	
	All other encodings are reserved. The value in this field is undefined when the Link is not up. A Root Complex that does not support this feature must report 0000b in this field.	
9:4	Negotiated Link Width – This field indicates the negotiated width of the given Link.	RO
	Defined encodings are:	
	00 0001b x1	
	00 0010b x2	
	00 0100b x4	
	00 1000b x8	
	00 1100b x12	
	01 0000b x16	
	10 0000b x32	
	All other encodings are reserved. The value in this field is undefined when the Link is not up. A Root Complex that does not support this feature must hardwire this field to 00 0000b.	

## 7.15. Power Budgeting Capability

The PCI Express Power Budgeting Capability allows the system to allocate power to devices that are added to the system at runtime. Through this Capability, a device can report the power it consumes on a variety of power rails, in a variety of device, power-management states, in a variety of operating conditions. The system uses this information to ensure that the system is capable of providing the proper power and cooling levels to the device. Failure to indicate proper device power consumption may risk device or system failure.

Implementation of the Power Budgeting Capability is optional for PCI Express devices that are implemented either in a form factor which does not require Hot-Plug support, or that are integrated on the system board. PCI Express form factor specifications may require support for power budgeting. Figure 7-68 details allocation of register fields in the Power Budgeting Capability structure.




Figure 7-68: PCI Express Power Budgeting Capability Structure

# 7.15.1. Power Budgeting Enhanced Capability Header (Offset 00h)

15

Figure 7-69 details allocation of register fields in the Power Budgeting Enhanced Capability header; Table 7-60 provides the respective bit definitions. Refer to Section 7.9.3 for a description of the PCI Express Enhanced Capability header. The Extended Capability ID for the Power Budgeting Capability is 0004h.




Figure 7-69: Power Budgeting Enhanced Capability Header

Table 7-60: Power Budgeting Enhanced Capability Header

Bit Location	Register Description	Attributes
15:0	PCI Express Extended Capability ID – This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.	RO
	Extended Capability ID for the Power Budgeting Capability is 0004h.	
19:16	Capability Version – This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.	RO
	Must be 1h for this version of the specification.	
31:20	Next Capability Offset – This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.	RO
	For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI compatible Configuration Space and thus must always be either 000h (for terminating list of Capabilities) or greater than 0FFh.	

#### 7.15.2. Data Select Register (Offset 04h)

This read-write register indexes the Power Budgeting Data reported through the Data register and selects the DWORD of Power Budgeting Data that should appear in the Data register. Index values for this register start at zero to select the first DWORD of Power Budgeting Data; subsequent DWORDs of Power Budgeting Data are selected by increasing index values.

### 7.15.3. Data Register (Offset 08h)

This read-only register returns the DWORD of Power Budgeting Data selected by the Data Select register. Each DWORD of the Power Budgeting Data describes the power usage of the device in a particular operating condition. Power Budgeting Data for different operating conditions is not required to be returned in any particular order, as long as incrementing the Data Select register causes information for a different operating condition to be returned. If the Data Select register contains a value greater than or equal to the number of operating conditions for which the device provides power information, this register should return all zeros. Figure 7-70 details allocation of register fields in the Power Budgeting Data register; Table 7-61 provides the respective bit definitions.

The Base Power and Data Scale fields describe the power usage of the device; the Power Rail, Type, PM State, and PM Sub State fields describe the conditions under which the device has this power usage.




Figure 7-70: Power Budgeting Data Register

Table 7-61: Power Budgeting Data Register

Bit Location	Register Description	Attributes
7:0	Base Power – Specifies in watts the base power value in the given operating condition. This value must be multiplied by the data scale to produce the actual power consumption value except when the Data Scale field equals 00b (1.0x) and Base Power exceeds EFh, the following alternative encodings are used:	RO
	F0h = 250 W Slot Power Limit	
	F1h = 275 W Slot Power Limit	
	F2h = 300 W Slot Power Limit	
	F3h to FFh = reserved	
9:8	Data Scale – Specifies the scale to apply to the Base Power value. The power consumption of the device is determined by multiplying the contents of the Base Power field with the value corresponding to the encoding returned by this field, except as noted above.	RO
	Defined encodings are:	
	00b 1.0x	
	01b 0.1x	
	10b 0.01x	
	11b 0.001x	
12:10	<b>PM Sub State</b> – Specifies the power management sub state of the operating condition being described.	RO
	Defined encodings are:	
	000b Default Sub State	
	001b – 111b Device Specific Sub State	

Bit Location	Register Description	Attributes
14:13	<b>PM State</b> – Specifies the power management state of the operating condition being described.	RO
	Defined encodings are:	
	00b D0	
	01b D1	
	10b D2	
	11b D3	
	A device returns 11b in this field and Aux or PME Aux in the Type register to specify the D3-Cold PM State. An encoding of 11b along with any other Type register value specifies the D3-Hot state.	
17:15	<b>Type</b> – Specifies the type of the operating condition being described. Defined encodings are:	RO
	000b PME Aux	
	001b Auxiliary	
	010b Idle	
	011b Sustained	
	111b Maximum	
	All other encodings are reserved.	
20:18	Power Rail – Specifies the power rail of the operating condition being described.	RO
	Defined encodings are:	
	000b Power (12V)	
	001b Power (3.3V)	
	010b Power (1.8V)	
	111b Thermal	
	All other encodings are reserved.	

A device that implements the Power Budgeting Capability is required to provide data values for the D0 Max and D0 Sustained PM State/Type combinations for every power rail from which it consumes power; data for the D0 Max Thermal and D0 Sustained Thermal combinations must also be provided if these values are different from the values reported for D0 Max and D0 Sustained on the power rails.

Devices that support auxiliary power or PME from auxiliary power must provide data for the appropriate power type (Aux or PME Aux).

### 7.15.4. Power Budget Capability Register (Offset 0Ch)

This register indicates the power budgeting capabilities of a device. Figure 7-71 details allocation of register fields in the Power Budget Capability register; Table 7-62 provides the respective bit definitions.




Figure 7-71: Power Budget Capability Register

Table 7-62: Power Budget Capability Register

Bit Location	Register Description	Attributes
0	System Allocated – When Set, this bit indicates that the power budget for the device is included within the system power budget. Reported Power Budgeting Data for this device must be ignored by software for power budgeting decisions if this bit is Set.	HwInit

# 7.16. ACS Extended Capability

The ACS Extended Capability is an optional capability that provides enhanced access controls (see Section 6.12). This capability may be implemented by a Root Port, a Switch Downstream Port, or a multi-Function device Function. It is never applicable to a PCI Express to PCI Bridge or Root Complex Event Collector. It is not applicable to a Switch Upstream Port unless that Switch Upstream Port is a Function in a multi-Function device.




Figure 7-72: ACS Extended Capability

## 7.16.1. ACS Extended Capability Header (Offset 00h)




Figure 7-73: ACS Extended Capability Header

Table 7-63: ACS Extended Capability Header

Bit Location	Register Description	Attributes
15:0	PCI Express Extended Capability ID – This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.	RO
	PCI Express Extended Capability ID for the ACS Extended Capability is 000Dh.	
19:16	<b>Capability Version</b> – This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.	RO
	Must be 1h for this version of the specification.	
31:20	Next Capability Offset – This field contains the offset to the next PCI Express Extended Capability structure or 000h if no other items exist in the linked list of Capabilities.	RO

# 7.16.2. ACS Capability Register (Offset 04h)




Figure 7-74: ACS Capability Register

Table 7-64: ACS Capability Register

Bit Location	Register Description	Attributes
0	ACS Source Validation (V) – Required for Root Ports and Switch Downstream Ports; must be hardwired to 0b otherwise. If 1b, indicates that the component implements ACS Source Validation.	RO
1	ACS Translation Blocking (B) – Required for Root Ports and Switch Downstream Ports; must be hardwired to 0b otherwise. If 1b, indicates that the component implements ACS Translation Blocking.	RO
2	ACS P2P Request Redirect (R) – Required for Root Ports that support peer-to-peer traffic with other Root Ports; required for Switch Downstream Ports; required for multi-Function device Functions that support peer-to-peer traffic with other Functions; must be hardwired to 0b otherwise. If 1b, indicates that the component implements ACS P2P Request Redirect.	RO
3	ACS P2P Completion Redirect (C) – Required for all Functions that support ACS P2P Request Redirect; must be hardwired to 0b otherwise. If 1b, indicates that the component implements ACS P2P Completion Redirect.	RO
4	ACS Upstream Forwarding (U) – Required for Root Ports if the RC supports Redirected Request Validation; required for Switch Downstream Ports; must be hardwired to 0b otherwise. If 1b, indicates that the component implements ACS Upstream Forwarding.	RO
5	ACS P2P Egress Control (E) – Optional for Root Ports, Switch Downstream Ports, and multi-Function device Functions; must be hardwired to 0b otherwise. If 1b, indicates that the component implements ACS P2P Egress Control.	RO
6	ACS Direct Translated P2P (T) – Required for Root Ports that support Address Translation Services (ATS) and also support peer-to-peer traffic with other Root Ports; required for Switch Downstream Ports; must be hardwired to 0b otherwise. If 1b, indicates that the component implements ACS Direct Translated P2P.	RO
15:8	Egress Control Vector Size – Encodings 01h-FFh directly indicate the number of applicable bits in the Egress Control Vector; the encoding 00h indicates 256 bits.	HwInit
	If the ACS P2P Egress Control (E) bit is 0b, the value of the size field is undefined, and the Egress Control Vector register is not required to be present.	

# 7.16.3. ACS Control Register (Offset 06h)




Figure 7-75: ACS Control Register

Table 7-65: ACS Control Register

Bit Location	Register Description	Attributes
0	ACS Source Validation Enable (V) – When Set, the component validates the Bus Number from the Requester ID of Upstream Requests against the secondary / subordinate Bus Numbers.	RW
	Default value of this bit is 0b. Must be hardwired to 0b if the ACS Source Validation functionality is not implemented.	
1	ACS Translation Blocking Enable (B) – When Set, the component blocks all Upstream Memory Requests whose Address Translation (AT) field is not set to the default value.	RW
	Default value of this bit is 0b. Must be hardwired to 0b if the ACS Translation Blocking functionality is not implemented.	
2	ACS P2P Request Redirect Enable (R) – In conjunction with ACS P2P Egress Control and ACS Direct Translated P2P mechanisms, determines when the component redirects peer-to-peer Requests Upstream (see Section 6.12.3). Note that with Downstream Ports, this bit only applies to Upstream Requests arriving at the Downstream Port, and whose normal routing targets a different Downstream Port.	RW
	Default value of this bit is 0b. Must be hardwired to 0b if the ACS P2P Request Redirect functionality is not implemented.	
3	ACS P2P Completion Redirect Enable (C) – Determines when the component redirects peer-to-peer Completions Upstream; applicable only to Read Completions whose Relaxed Ordering Attribute is clear.	RW
	Default value of this bit is 0b. Must be hardwired to 0b if the ACS P2P Completion Redirect functionality is not implemented.	
4	ACS Upstream Forwarding Enable (U) – When Set, the component forwards Upstream any Request or Completion TLPs it receives that were redirected Upstream by a component lower in the hierarchy. Note that this bit only applies to Upstream TLPs arriving at a Downstream Port, and whose normal routing targets the same Downstream Port.	RW
	Default value of this bit is 0b. Must be hardwired to 0b if the ACS Upstream Forwarding functionality is not implemented.	

Bit Location	Register Description	Attributes
5	ACS P2P Egress Control Enable (E) – In conjunction with the Egress Control Vector plus the ACS P2P Request Redirect and ACS Direct Translated P2P mechanisms, determines when to allow, disallow, or redirect peer-to-peer Requests (see Section 6.12.3).	RW
	Default value of this bit is 0b. Must be hardwired to 0b if the ACS P2P Egress Control functionality is not implemented.	
6	ACS Direct Translated P2P Enable (T) – When Set, overrides the ACS P2P Request Redirect and ACS P2P Egress Control mechanisms with peer-to-peer Memory Requests whose Address Translation (AT) field indicates a Translated address (see Section 6.12.3).	RW
	Default value of this bit is 0b. Must be hardwired to 0b if the ACS Direct Translated P2P functionality is not implemented.	

## 7.16.4. Egress Control Vector (Offset 08h)

The Egress Control Vector is a read-write register that contains a bit-array. The number of bits in the register is specified by the Egress Control Vector Size field, and the register spans multiple DWORDs if required. If the ACS P2P Egress Control bit in the ACS Capability register is 0b, the Egress Control Vector Size field is undefined and the Egress Control Vector register is not required to be present.

For the general case of an Egress Control Vector spanning multiple DWORDs, the DWORD offset and bit number within that DWORD for a given arbitrary bit *K* are specified by the formulas:

DWORD offset = 
$$08h + (K \text{ div}^{79} 32) * 4$$

DWORD bit# =  $K \mod 80 32$ 

Bits in a DWORD beyond those specified by the Egress Control Vector Size field are RsvdP.

For Root Ports and Switch Downstream Ports, each bit in the bit-array always corresponds to a Port Number. Otherwise, for Functions<sup>81</sup> within a multi-Function device, each bit in the bit-array corresponds to a Function Number. For example, access to Function 2 is controlled by bit number 2 in the bit-array. For both Port Number cases and Function Number cases, the bit corresponding to the Function that implements this Extended Capability structure must be hardwired to 0b.

With RCs, some Port Numbers may refer to internal Ports instead of Root Ports. For Root Ports in such RCs, each bit in the bit-array that corresponds to an internal Port must be hardwired to 0b.

<sup>&</sup>lt;sup>79</sup> Div is an integer divide with truncation.

<sup>&</sup>lt;sup>80</sup> Mod is the remainder from an integer divide.

<sup>81</sup> Including Switch Upstream Ports.



Figure 7-76: Egress Control Vector Register

Table 7-66: Egress Control Vector

Bit Location	Register Description	Attributes
N-1:0	Egress Control Vector – An N-bit bit-array configured by software. When a given bit is set, peer-to-peer Requests targeting the associated Port or Function are blocked or redirected (if enabled) (see Section 6.12.3).  Default value of this field is 0b.	RW

The following examples illustrate how the vector might be configured:

- ☐ For an 8-Port Switch, each Port will have a separate vector indicating which Downstream Egress Ports it may forward Requests to.
  - Port 1 being not allowed to communicate with any other Downstream Ports would be configured as: 1111 1100b with 0b indicating in bit 0 corresponds to the Upstream Port and a 0b in bit 1 represents the Ingress Port hardwired to 0b as well.
  - Port 2 being allowed to communicate with Ports 3, 5, and 7 would be configured as: 0101 0010b.
- For a 4-Function device, each Function will have a separate vector that indicates which Function it may forward Requests to.
  - Function 0 being not allowed to communicate with any other Functions would be configured as: 1110b with 0b in bit 0 corresponding to Function 0.
  - Function 1 being allowed to communicate with Functions 2 and 3 would be configured as: 0001b with a 0b in bit 1 corresponding to Function 1 hardwired to 0b as well.

15

# 7.17. PCI Express Root Complex Event Collector Endpoint Association Capability

The PCI Express Root Complex Event Collector Endpoint Association Capability is implemented by Root Complex Event Collectors.

It declares the Root Complex Integrated Endpoints supported by the Root Complex Event Collector on the same Logical Bus on which the Root Complex Event Collector is located. A Root Complex Event Collector must implement the Root Complex Event Collector Endpoint Association Capability; no other PCI Express device Function is permitted to implement this Capability.

The PCI Express Root Complex Event Collector Endpoint Association Capability, as shown in Figure 7-77, consists of the PCI Express Enhanced Capability header followed by a DWORD bitmap enumerating Root Complex Integrated Endpoints associated with the Root Complex Event Collector.

10

15




Figure 7-77: Root Complex Event Collector Endpoint Association Capability

# 7.17.1. Root Complex Event Collector Endpoint Association Enhanced Capability Header

The Extended Capability ID for the Root Complex Event Collector Endpoint Association Capability is 0007h. Figure 7-78 details allocation of fields in the Root Complex Event Collector Endpoint Association Enhanced Capability header; Table 7-67 provides the respective bit definitions.




Figure 7-78: Root Complex Event Collector Endpoint Association Enhanced Capability
Header

Table 7-67: Root Complex Event Collector Endpoint Association Enhanced Capability
Header

Bit Location	Register Description	Attributes
15:0	<b>PCI Express Extended Capability ID</b> – This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.	RO
	The Extended Capability ID for the Root Complex Event Collector Endpoint Association Capability is 0007h.	
19:16	<b>Capability Version</b> – This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.	RO
	Must be 1h for this version of the specification.	
31:20	Next Capability Offset – This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.	RO
	For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI compatible Configuration Space and thus must always be either 000h (for terminating list of Capabilities) or greater than 0FFh.	
	The bottom 2 bits of this offset are reserved and must be implemented as 00b although software must mask them to allow for future uses of these bits.	

# 7.17.2. Association Bitmap for Root Complex Integrated Endpoints

The Association Bitmap for Root Complex Integrated Endpoints is a read-only register that sets the bits corresponding to the Device Numbers of Root Complex Integrated Endpoints supported by the Root Complex Event Collector on the same Logical Bus as the Event Collector itself. The bit corresponding to the Device Number of the Root Complex Event Collector must always be Set.

## 7.18. Multi-Function Virtual Channel Capability

- The Multi-Function Virtual Channel (MFVC) Capability is an Extended Capability required for multi-Function devices that have individual Functions that support functionality beyond the default Traffic Class (TC0) over the default Virtual Channel (VC0). When implemented, the MFVC Capability structure must be present in the Extended Configuration Space of Function 0 of the multi-Function device's Upstream Port. Figure 7-79 provides a high level view of the MFVC Capability structure. This MFVC Capability structure controls Virtual Channel assignment at the PCI Express Upstream Port of the multi-Function device, while a VC Capability structure, if present in a Function, controls the Virtual Channel assignment for that individual Function.
  - A multi-Function device is permitted to have an MFVC Capability structure even if none of its Functions have a VC Capability structure. However, an MFVC Capability structure is permitted only in Function 0 in the Upstream Port of a multi-Function device.




Figure 7-79: PCI Express MFVC Capability Structure

The following sections describe the registers/fields of the PCI Express MFVC Capability structure.

# 7.18.1. MFVC Enhanced Capability Header

Refer to Section 7.9.3 for a description of the PCI Express Enhanced Capability header. The Extended Capability ID for the MFVC Capability is 0008h. Figure 7-80 details allocation of register fields in the MFVC Enhanced Capability header; Table 7-68 provides the respective bit definitions.




Figure 7-80: MFVC Enhanced Capability Header

Table 7-68: MFVC Enhanced Capability Header

Bit Location	Register Description	Attributes
15:0	<b>PCI Express Extended Capability ID</b> – This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.	RO
	The Extended Capability ID for the MFVC Capability is 0008h.	
19:16	<b>Capability Version</b> – This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.	RO
	Must be 1h for this version of the specification.	
31:20	Next Capability Offset – This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.	RO
	For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI compatible Configuration Space and thus must always be either 000h (for terminating list of Capabilities) or greater than 0FFh.	

# 7.18.2. Port VC Capability Register 1

The Port VC Capability Register 1 describes the configuration of the Virtual Channels associated with a PCI Express Port of the multi-Function device. Figure 7-81 details allocation of register fields in the Port VC Capability Register 1; Table 7-69 provides the respective bit definitions.




Figure 7-81: Port VC Capability Register 1

Table 7-69: Port VC Capability Register 1

Bit Location	Register Description	Attributes
2:0	Extended VC Count – Indicates the number of (extended) Virtual Channels in addition to the default VC supported by the device.	RO
	The minimum value of this field is zero (for devices that only support the default VC). The maximum value is seven.	
6:4	Low Priority Extended VC Count – Indicates the number of (extended) Virtual Channels in addition to the default VC belonging to the low-priority VC (LPVC) group that has the lowest priority with respect to other VC resources in a strict-priority VC Arbitration.	RO
	The minimum value of this field is 000b and the maximum value is Extended VC Count.	
9:8	Reference Clock – Indicates the reference clock for Virtual Channels that support time-based WRR Function Arbitration.	RO
	Defined encodings are:	
	00b 100 ns reference clock	
	01b – 11b Reserved	
11:10	Function Arbitration Table Entry Size – Indicates the size (in bits) of Function Arbitration table entry in the device.	RO
	Defined encodings are:	
	00b Size of Function Arbitration table entry is 1 bit	
	01b Size of Function Arbitration table entry is 2 bits	
	10b Size of Function Arbitration table entry is 4 bits	
	11b Size of Function Arbitration table entry is 8 bits	

## 7.18.3. Port VC Capability Register 2

The Port VC Capability Register 2 provides further information about the configuration of the Virtual Channels associated with a PCI Express Port of the multi-Function device. Figure 7-82 details allocation of register fields in the Port VC Capability Register 2; Table 7-70 provides the respective bit definitions.



Figure 7-82: Port VC Capability Register 2

Table 7-70: Port VC Capability Register 2

Bit Location	Register Desc	cription	Attributes	
7:0	VC Arbitration Capability – Indicates the types of VC Arbitration supported by the device for the LPVC group. This field is valid for all devices that report a Low Priority Extended VC Count greater than 0.		RO	
	Capability defi Set, it indicate	Each bit location within this field corresponds to a VC Arbitration Capability defined below. When more than 1 bit in this field is Set, it indicates that the device can be configured to provide different VC arbitration services.		
	Defined bit pos	sitions are:		
	Bit 0	Hardware fixed arbitration scheme, e.g., Round Robin		
	Bit 1	Weighted Round Robin (WRR) arbitration with 32 phases		
	Bit 2	WRR arbitration with 64 phases		
	Bit 3	WRR arbitration with 128 phases		
	Bits 4-7	Reserved		
31:24	VC Arbitration Arbitration Tab	n Table Offset – Indicates the location of the VC ole.	RO	
	DQWORDS (1	ains the zero-based offset of the table in 6 bytes) from the base address of the MFVC cture. A value of 00h indicates that the table is		

# 7.18.4. Port VC Control Register

Figure 7-83 details allocation of register fields in the Port VC Control register; Table 7-71 provides the respective bit definitions.




Figure 7-83: Port VC Control Register

Table 7-71: Port VC Control Register

Bit Location	Register Description	Attributes
0	Load VC Arbitration Table – Used for software to update the VC Arbitration Table. This bit is valid when the selected VC Arbitration uses the VC Arbitration Table.	RW
	Software Sets this bit to request hardware to apply new values programmed into VC Arbitration Table; Clearing this bit has no effect. Software checks the VC Arbitration Table Status field to confirm that new values stored in the VC Arbitration Table are latched by the VC arbitration logic.	
	This bit always returns 0b when read.	
3:1	VC Arbitration Select – Used for software to configure the VC arbitration by selecting one of the supported VC Arbitration schemes indicated by the VC Arbitration Capability field in the Port VC Capability Register 2.	RW
	The value of this field is the number corresponding to one of the asserted bits in the VC Arbitration Capability field.	
	This field cannot be modified when more than one VC in the LPVC group is enabled.	

### 7.18.5. Port VC Status Register

The Port VC Status register provides status of the configuration of Virtual Channels associated with a Port of the multi-Function device. Figure 7-84 details allocation of register fields in the Port VC Status register; Table 7-72 provides the respective bit definitions.




Figure 7-84: Port VC Status Register

Table 7-72: Port VC Status Register

Bit Location	Register Description	Attributes
0	VC Arbitration Table Status – Indicates the coherency status of the VC Arbitration Table. This bit is valid when the selected VC uses the VC Arbitration Table.	RO
	This bit is Set by hardware when any entry of the VC Arbitration Table is written by software. This bit is Cleared by hardware when hardware finishes loading values stored in the VC Arbitration Table after software sets the Load VC Arbitration Table field in the Port VC Control register.	
	Default value of this bit is 0b.	

## 7.18.6. VC Resource Capability Register

The VC Resource Capability register describes the capabilities and configuration of a particular Virtual Channel resource. Figure 7-85 details allocation of register fields in the VC Resource Capability register; Table 7-73 provides the respective bit definitions.




Figure 7-85: VC Resource Capability Register

Table 7-73: VC Resource Capability Register

Bit Location	Register Des	cription	Attributes
7:0		itration Capability – Indicates types of Function oported by the VC resource.	RO
	Arbitration Cap this field is Se	Each bit location within this field corresponds to a Function Arbitration Capability defined below. When more than 1 bit in this field is Set, it indicates that the VC resource can be configured to provide different arbitration services.	
		cts among these capabilities by writing to the ration Select field (see below).	
	Defined bit pos	sitions are:	
	Bit 0	Non-configurable hardware-fixed arbitration scheme, e.g., Round Robin (RR)	
	Bit 1	Weighted Round Robin (WRR) arbitration with 32 phases	
	Bit 2	WRR arbitration with 64 phases	
	Bit 3	WRR arbitration with 128 phases	
	Bit 4	Time-based WRR with 128 phases	
	Bit 5	WRR arbitration with 256 phases	
	Bits 6-7	Reserved	
22:16	Maximum Time Slots – Indicates the maximum number of time slots (minus 1) that the VC resource is capable of supporting when it is configured for time-based WRR Function Arbitration. For example, a value of 000 0000b in this field indicates the supported maximum number of time slots is 1 and a value of 111 1111b indicates the supported maximum number of time slot is 128.		HwInit
		lid only when the Function Arbitration Capability the VC resource supports time-based WRR ration.	
31:24		itration Table Offset – Indicates the location of wrbitration Table associated with the VC resource.	RO
	DQWORDS (1	ains the zero-based offset of the table in l6 bytes) from the base address of the MFVC cture. A value of 00h indicates that the table is	

## 7.18.7. VC Resource Control Register

Figure 7-86 details allocation of register fields in the VC Resource Control register; Table 7-74 provides the respective bit definitions.




Figure 7-86: VC Resource Control Register

Table 7-74: VC Resource Control Register

Bit Location	Register Description	Attributes
7:0	<b>TC/VC Map</b> – This field indicates the TCs that are mapped to the VC resource.	RW (see the note
	Bit locations within this field correspond to TC values. For example, when bit 7 is Set in this field, TC7 is mapped to this VC resource. When more than 1 bit in this field is Set, it indicates that multiple TCs are mapped to the VC resource. I	for exceptions)
	In order to remove one or more TCs from the TC/VC Map of an enabled VC, software must ensure that no new or outstanding transactions with the TC labels are targeted at the given Link.	
	Default value of this field is FFh for the first VC resource and is 00h for other VC resources.	
	Note:	
	Bit 0 of this field is read-only. It must be hardwired to 1b for the default VC0 and hardwired to 0b for all other enabled VCs.	

Bit Location	Register Description	Attributes
16	Load Function Arbitration Table – When Set, this bit updates the Function Arbitration logic from the Function Arbitration Table for the VC resource. This field is only valid when the Function Arbitration Table is used by the selected Function Arbitration scheme (that is indicated by a Set bit in the Function Arbitration Capability field selected by Function Arbitration Select).	RW
	Software sets this bit to signal hardware to update Function Arbitration logic with new values stored in the Function Arbitration Table; clearing this bit has no effect. Software uses the Function Arbitration Table Status bit to confirm whether the new values of Function Arbitration Table are completely latched by the arbitration logic.	
	This bit always returns 0b when read.	
	Default value of this bit is 0b.	
19:17	Function Arbitration Select – This field configures the VC resource to provide a particular Function Arbitration service.	RW
	The permissible value of this field is a number corresponding to one of the asserted bits in the Function Arbitration Capability field of the VC resource.	
26:24	<b>VC ID</b> – This field assigns a VC ID to the VC resource (see note for exceptions).	RW
	This field cannot be modified when the VC is already enabled.	
	Note:	
	For the first VC resource (default VC), this field is a read-only field that must be hardwired to 000b.	

Bit Location	Register Description	Attributes
31	VC Enable – When Set, this bit enables a Virtual Channel (see note 1 for exceptions). The Virtual Channel is disabled when this bit is cleared.	RW
	Software must use the VC Negotiation Pending bit to check whether the VC negotiation is complete. When the VC Negotiation Pending bit is cleared, a 1b read from the VC Enable bit indicates that the VC is enabled (Flow Control initialization is completed for the PCI Express Port); a 0b read from this bit indicates that the Virtual Channel is currently disabled.	
	Default value of this bit is 1b for the first VC resource and is 0b for other VC resource(s).	
	Notes:	
	This bit is hardwired to 1b for the default VC (VC0), i.e., writing to this field has no effect for VC0.	
	To enable a Virtual Channel, the VC Enable bits for that Virtual Channel must be Set in both components on a Link.	
	To disable a Virtual Channel, the VC Enable bits for that Virtual Channel must be Cleared in both components on a Link.	
	Software must ensure that no traffic is using a Virtual Channel at the time it is disabled.	
	5. Software must fully disable a Virtual Channel in both components on a Link before re-enabling the Virtual Channel.	

# 7.18.8. VC Resource Status Register

Figure 7-87 details allocation of register fields in the VC Resource Status register; Table 7-75 provides the respective bit definitions.



Figure 7-87: VC Resource Status Register

Table 7-75: VC Resource Status Register

Bit Location	Register Description	Attributes
0	Function Arbitration Table Status – This bit indicates the coherency status of the Function Arbitration Table associated with the VC resource. This bit is valid only when the Function Arbitration Table is used by the selected Function Arbitration for the VC resource.	RO
	This bit is Set by hardware when any entry of the Function Arbitration Table is written to by software. This bit is cleared by hardware when hardware finishes loading values stored in the Function Arbitration Table after software sets the Load Function Arbitration Table bit.	
	Default value of this bit is 0b.	
1	VC Negotiation Pending – This bit indicates whether the Virtual Channel negotiation (initialization or disabling) is in pending state.	RO
	When this bit is Set by hardware, it indicates that the VC resource is still in the process of negotiation. This bit is cleared by hardware after the VC negotiation is complete. For a non-default Virtual Channel, software may use this bit when enabling or disabling the VC. For the default VC, this bit indicates the status of the process of Flow Control initialization.	
	Before using a Virtual Channel, software must check whether the VC Negotiation Pending bits for that Virtual Channel are Clear in both components on a Link.	

### 7.18.9. VC Arbitration Table

The definition of the VC Arbitration Table in the MFVC Capability structure is identical to that in the VC Capability structure (see Section 7.11.9).

#### 7.18.10. Function Arbitration Table

The Function Arbitration Table register in the MFVC Capability structure takes the same form as the Port Arbitration Table register in the VC Capability structure (see Section 7.11.10).

The Function Arbitration Table register is a read-write register array that is used to store the WRR or time-based WRR arbitration table for Function Arbitration for the VC resource. It is only present when one or more asserted bits in the Function Arbitration Capability field indicate that the multi-Function device supports a Function Arbitration scheme that uses a programmable arbitration table. Furthermore, it is only valid when one of the above-mentioned bits in the Function Arbitration Capability field is selected by the Function Arbitration Select field.

The Function Arbitration Table represents one Function arbitration period. Each table entry containing a Function Number corresponds to a phase within a Function Arbitration period. The table entry size must support enough values to specify all implemented Functions plus at least one

value that does not correspond to an implemented Function. For example, a table with 2-bit entries can be used by a multi-Function device with up to three Functions.

A Function Number written to a table entry indicates that the phase within the Function Arbitration period is assigned to the selected Function (the Function Number must be a valid one).

- When the WRR Function Arbitration is used for a VC of the Egress Port of the multi-Function device, at each arbitration phase the Function Arbiter serves one transaction from the Function indicated by the Function Number of the current phase. When finished, it immediately advances to the next phase. A phase is skipped, i.e., the Function Arbiter simply moves to the next phase immediately if the Function indicated by the phase does not contain any transaction for the VC.
  - When the Time-based WRR Function Arbitration is used for a VC of the Egress Port of the multi-Function device, at each arbitration phase aligning to a virtual timeslot, the Function Arbiter serves one transaction from the Function indicated by the Function Number of the current phase. It advances to the next phase at the next virtual timeslot. A phase indicates an "idle" timeslot, i.e., the Function Arbiter does not serve any transaction during the phase, if
    - the phase contains the Number of a Function that does not exist, or
    - the Function indicated by the phase does not contain any transaction for the VC.

The Function Arbitration Table Entry Size field in the Port VC Capability register determines the table entry size. The length of the table is determined by the Function Arbitration Select field as shown in Table 7-76.

When the Function Arbitration Table is used by the default Function Arbitration for the default VC, the default values for the table entries must contain at least one entry for each of the active Functions in the multi-Function device to ensure forward progress for the default VC for the multi-Function device's Upstream Port. The table may contain RR or RR-like fair Function Arbitration for the default VC.

Table 7-76: Length of Function Arbitration Table

Function Arbitration Select	Function Arbitration Table Length (in Number of Entries)
001b	32
010b	64
011b	128
100b	128
101b	256

15

20

# 7.19. Vendor-Specific Capability

15

The PCI Express Vendor-Specific Extended Capability (VSEC) is an optional Extended Capability that is permitted to be implemented by any PCI Express Function or RCRB. This allows PCI Express component vendors to use the Extended Capability mechanism to expose vendor-specific registers.

- A single PCI Express Function or RCRB is permitted to contain multiple VSEC structures.
  - An example usage is a set of vendor-specific features that are intended to go into an on-going series of components from that vendor. A VSEC structure can tell vendor-specific software which features a particular component supports, including components developed after the software was released.
- Figure 7-88 details allocation of register fields in the VSEC structure. The structure of the PCI Express Enhanced Capability header and the Vendor-Specific header is architected by this specification.
  - With a PCI Express Function, the structure and definition of the Vendor-Specific Registers area is determined by the vendor indicated by the Vendor ID field located at byte offset 00h in PCI-compatible Configuration Space. With an RCRB, a VSEC is permitted only if the RCRB also contains an RCRB Header Capability structure, which contains a Vendor ID field indicating the vendor.




Figure 7-88: PCI Express VSEC Structure

# 7.19.1. Vendor-Specific Enhanced Capability Header (Offset 00h)

Figure 7-89 details allocation of register fields in the Vendor-Specific Enhanced Capability header; Table 7-77 provides the respective bit definitions. Refer to Section 7.9.3 for a description of the PCI Express Enhanced Capability header. The Extended Capability ID for the Vendor-Specific Capability is 000Bh.




Figure 7-89: Vendor-Specific Enhanced Capability Header

Table 7-77: Vendor-Specific Enhanced Capability Header

Bit Location	Register Description	Attributes
15:0	PCI Express Extended Capability ID – This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.	RO
	Extended Capability ID for the Vendor-Specific Capability is 000Bh.	
19:16	Capability Version – This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.	RO
	Must be 1h for this version of the specification.	
31:20	Next Capability Offset – This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.	RO
	For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI-compatible Configuration Space and thus must always be either 000h (for terminating list of Capabilities) or greater than 0FFh.	

## 7.19.2. Vendor-Specific Header (Offset 04h)

Figure 7-90 details allocation of register fields in the Vendor-Specific header; Table 7-78 provides the respective bit definitions.

Vendor-specific software must qualify the associated Vendor ID of the PCI Express Function or RCRB before attempting to interpret the values in the VSEC ID or VSEC Rev fields.




Figure 7-90: Vendor-Specific Header

Table 7-78: Vendor-Specific Header

Bit Location	Register Description	Attributes
15:0	VSEC ID – This field is a vendor-defined ID number that indicates the nature and format of the VSEC structure.	RO
	Software must qualify the Vendor ID before interpreting this field.	
19:16	VSEC Rev – This field is a vendor-defined version number that indicates the version of the VSEC structure.	RO
	Software must qualify the Vendor ID and VSEC ID before interpreting this field.	
31:20	VSEC Length – This field indicates the number of bytes in the entire VSEC structure, including the PCI Express Enhanced Capability header, the Vendor-Specific header, and the Vendor-Specific Registers.	RO

# 7.20. RCRB Header Capability

The PCI Express RCRB Header Capability is an optional Extended Capability that may be implemented in an RCRB to provide a Vendor ID and Device ID for the RCRB and to permit the management of parameters that affect the behavior of Root Complex functionality associated with the RCRB.




Figure 7-91: Root Complex Features Capability Structure

# 7.20.1. RCRB Header Enhanced Capability Header (Offset 00h)

Figure 7-92 details allocation of register fields in the RCRB Header Enhanced Capability header. Table 7-79 provides the respective bit definitions. Refer to Section 7.9.3 for a description of the PCI Express Enhanced Capabilities header. The Extended Capability ID for the RCRB Header Capability is 000Ah.




Figure 7-92: RCRB Header Enhanced Capability Header

Table 7-79: RCRB Header Enhanced Capability Header

Bit Location	Register Description	Attributes
15:0	PCI Express Extended Capability ID – This field is a PCI-SIG defined ID number that indicates the nature and format of the Extended Capability.	RO
	Extended Capability ID for the RCRB Header Capability is 000Ah.	
19:16	Capability Version – This field is a PCI-SIG defined version number that indicates the version of the Capability structure present.	RO
	Must be 1h for this version of the specification.	
31:20	Next Capability Offset – This field contains the offset to the next PCI Express Capability structure or 000h if no other items exist in the linked list of Capabilities.	RO
	For Extended Capabilities implemented in Configuration Space, this offset is relative to the beginning of PCI compatible Configuration Space and thus must always be either 000h (for terminating list of Capabilities) or greater than 0FFh.	

## 7.20.2. Vendor ID (Offset 04h) and Device ID (Offset 06h)

Figure 7-93 details allocation of register fields in the RCRB Capabilities register; Table 7-80 provides the respective bit definitions.




Figure 7-93: Vendor ID and Device ID

Table 7-80: Vendor ID and Device ID

Bit Location	Register Description	Attributes
15:0	<b>Vendor ID</b> – PCI-SIG assigned. Analogous to the equivalent field in PCI-compatible Configuration Space. This field provides a means to associate an RCRB with a particular vendor.	RO
31:16	<b>Device ID</b> – Vendor assigned. Analogous to the equivalent field in PCI-compatible Configuration Space. This field provides a means for a vendor to classify a particular RCRB.	RO

## 7.20.3. RCRB Capabilities (Offset 08h)

Figure 7-94 details allocation of register fields in the RCRB Capabilities register; Table 7-81 provides the respective bit definitions.




Figure 7-94: RCRB Capabilities

Table 7-81: RCRB Capabilities

Bit Location	Register Description	Attributes
0	CRS Software Visibility – When Set, this bit indicates that the Root Complex is capable of returning Configuration Request Retry Status (CRS) Completion Status to software for all Root Ports and integrated devices associated with this RCRB (see Section 2.3.1).	RO

## 7.20.4. RCRB Control (Offset 0Ch)

Figure 7-95 details allocation of register fields in the RCRB Control register; Table 7-82 provides the respective bit definitions.




Figure 7-95: RCRB Control

Table 7-82: RCRB Control

Bit Location	Register Description	Attributes
0	CRS Software Visibility Enable – When Set, this bit enables the Root Complex to return Configuration Request Retry Status (CRS) Completion Status to software for all Root Ports and integrated devices associated with this RCRB (see Section 2.3.1).	RW
	RCRBs that do not implement this capability must hardwire this bit to 0b.	
	Default value of this bit is 0b.	



# A. Isochronous Applications

#### A.1. Introduction

10

15

20

The design goal of isochronous mechanisms in PCI Express is to ensure that isochronous traffic receives its allocated bandwidth over a relevant time period while also preventing starvation of other non-isochronous traffic.

Furthermore, there may exist data traffic that requires a level of service falling in between what is required for bulk data traffic and isochronous data traffic. This type of traffic can be supported through the use of Port arbitration within Switches, the use of TC labels [1:7], and optional additional VC resources. Policies for assignment of TC labels and VC resources that are not isochronous-focused are outside the scope of the PCI Express specification.

Two paradigms of PCI Express communication are supported by the PCI Express isochronous mechanisms: Endpoint-to-Root-Complex communication model and peer-to-peer (Endpoint-to-Endpoint) communication model. In the Endpoint-to-Root-Complex communication model, the primary isochronous traffic is memory read and write requests to the Root Complex and read completions from the Root Complex. Figure A-1 shows an example of a simple system with both communication models. In the figure, devices A, B, called Requesters, are PCI Express Endpoints capable of issuing isochronous request transactions, while device C and Root Complex, called Completers, are capable of being the targets of isochronous request transactions. An Endpoint-to-Root-Complex communication is established between device A and the Root Complex, and a peer-to-peer communication is established between device B and device C. In the rest of this section, Requester and Completer will be used to make reference to PCI Express elements involved in transactions. The specific aspects of each communication model will be called out explicitly.




Figure A-1: An Example Showing Endpoint-to-Root-Complex and Peer-to-Peer Communication Models

Guaranteed bandwidth and deterministic latency require end-to-end configuration of fabric resources. If isochronous traffic is intermixed with non-isochronous traffic, it may not be possible to provide any guarantees/determinism as required by the application usage model. It is recommended that system software configure and assign fabric resources such that traffic intermix either does not occur or is such that the application usage model guarantees can be met. This can be accomplished by assigning dedicated VC resources and corresponding TC labels to the isochronous traffic flow(s) on a given path within the fabric.

Note that there may be one or more isochronous traffic flows per VC/TC label and it is up to system software to insure that the aggregation of these flows does not exceed the requisite bandwidth and latency requirements.

It is also possible for a fabric to support multiple isochronous traffic flows separated across multiple VC (a given flow cannot span multiple VC/TC labels).

In general, as long as the device can meet the isochronous bandwidth and latency requirements, there is nothing to preclude a single VC device from supporting isochronous traffic if multiple TC labels are supported to delineate such traffic from non-isochronous traffic within the fabric.

5

10

# A.2. Isochronous Contract and Contract Parameters

In order to support isochronous data transfer with guaranteed bandwidth and deterministic latency, an isochronous contract must be established between a Requester/Completer pair and the PCI Express fabric. This contract must enforce both resource reservation and traffic regulation. Without such a contract, two basic problems, over-subscription and congestion, may occur as illustrated in Figure A-2. When interconnect bandwidth resources are over-subscribed, the increased latency may cause failure of isochronous service and starvation of non-isochronous services. Traffic congestion occurs when flow control credits are not returned possibly due to a higher than expected/provisioned packet injection rate. This may cause excessive service latencies for both isochronous traffic and non-isochronous traffic.




Figure A-2: Two Basic Bandwidth Resourcing Problems: Over-Subscription and Congestion

The isochronous transfer mechanism in this specification addresses these problems with traffic regulation including admission control and service discipline. Under a software managed admission control, a Requester must not issue isochronous transactions unless the required isochronous bandwidth and resource have been allocated. Specifically, the isochronous bandwidth is given by the following formula:

$$BW = \frac{N \cdot Y}{T}$$

5

10

15

20

25

The formula defines allocated bandwidth (BW) as a function of specified number (N) of transactions of a specified payload size (Y) within a specified time period (T). Another important parameter in the isochronous contract is latency. Based on the contract, isochronous transactions are completed within a specified latency (L). Once a Requester/Completer pair is admitted for isochronous communication, the bandwidth and latency are guaranteed to the Requester (a PCI Express Endpoint) by the Completer (Root Complex for Endpoint-to-Root-Complex communication and another PCI Express Endpoint for peer-to-peer communication) and by the PCI Express fabric components (Switches).

Specific service disciplines must be implemented by isochronous-capable PCI Express components. The service disciplines are imposed to PCI Express Switches and Completers in such a manner that the service of isochronous requests is subject to a specific service interval (t). This mechanism is used to provide the method of controlling when an isochronous packet injected by a Requester is serviced. Consequently, isochronous traffic is policed in such manner that only packets that can be injected into the fabric in compliance with the isochronous contract are allowed to make immediate progress and start being serviced by the PCI Express fabric. A non-compliant Requester that tries to inject more isochronous transactions than what was being allowed by the contract is prevented from doing so by the flow-control mechanism thereby allowing compliant Requesters to correctly operate independent of non-compliant Requesters.

In the Endpoint-to-Root-Complex model, since the aggregated isochronous traffic is eventually limited by the host memory subsystem's bandwidth capabilities, isochronous read requests, and write requests (and Messages) are budgeted together. A Requester may divide the isochronous bandwidth between read requests and write requests as appropriate.

# A.2.1. Isochronous Time Period and Isochronous Virtual Timeslot

The PCI Express isochronous time period (*T*) is uniformly divided into units of virtual timeslots (*t*). To provide precise isochronous bandwidth distribution only one isochronous request packet is allowed per virtual timeslot. The virtual timeslot supported by a PCI Express component is reported through the Reference Clock field in the Virtual Channel Capability structure or the Multi-Function Virtual Channel Capability structure. When Reference Clock = 00b, duration of a virtual timeslot *t* is 100 ns. Duration of isochronous time period *T* depends on the number of phases of the supported time-based WRR Port arbitration table size. When the time-based WRR Port Arbitration Table size equals to 128, there are 128 virtual timeslots (*t*) in an isochronous time period, i.e. T = 12.8 μs.

Note that isochronous period T as well as virtual timeslots t do not need to be aligned and synchronized among different PCI Express isochronous devices, i.e., the notion of  $\{T, t\}$  is local to each individual isochronous device.

### A.2.2. Isochronous Payload Size

The payload size (*Y*) for isochronous transactions must not exceed Max\_Payload\_Size (see Section 7.8.4). After configuration, the Max\_Payload\_Size is set and fixed for each path that supports isochronous service with a value required to meet isochronous latency. The fixed Max\_Payload\_Size value is used for isochronous bandwidth budgeting regardless of the actual size of data payload associated with isochronous transactions. For isochronous bandwidth budgeting, we have

$$Y = Max_Payload_Size$$

A transaction with partial writes is treated as a normally accounted transaction. A Completer must account for partial writes as part of bandwidth assignment (for worst case servicing time).

#### A.2.3. Isochronous Bandwidth Allocation

Given T, t and Y, the maximum virtual timeslots within a time period is

$$N_{\text{max}} = \frac{T}{t}$$

5

10

15

20

25

and the maximum specifiable isochronous bandwidth is

$$BW_{\text{max}} = \frac{Y}{t}$$

The granularity with which isochronous bandwidth can be allocated is defined as:

$$BW_{granularity} = \frac{Y}{T}$$

Given T and t at 12.8  $\mu$ s and 100 ns, respectively,  $N_{max}$  is 128. As shown in Table A-1,  $BW_{max}$  and  $BW_{granularity}$  are functions of the isochronous payload size Y.

Table A-1: Isochronous Bandwidth Ranges and Granularities

Y (bytes)	128	256	512	1024
BW <sub>max</sub> (MB/s)	1280	2560	5120	10240
BW granularity (MB/s)	10	20	40	80

Similar to bandwidth budgeting, isochronous service disciplines including arbitration schemes are based on counting requests (not the sizes of those requests. Therefore, assigning isochronous bandwidth  $BW_{link}$  to a PCI Express Link is equivalent to assigning  $N_{link}$  virtual timeslots per isochronous period, where  $N_{link}$  is given by

$$N_{link} = \frac{BW_{link}}{BW_{granularity}}$$

A Switch Port serving as an Egress Port (or an RCRB serving as a "virtual" Egress Port) for an isochronous traffic, the  $N_{max}$  virtual timeslots within T are represented by the time-based WRR Port Arbitration Table in the PCI Express Virtual Channel Capability structure detailed in Section 7.11.

The table consists of  $N_{max}$  entries. An entry in the table represents one virtual timeslot in the isochronous time period. When a table entry is given a value of PN, it means that the timeslot is assigned to an Ingress Port (in respect to the isochronous traffic targeting the Egress Port) designated by a Port Number of PN. Therefore,  $N_{link}$  virtual timeslots are assigned to the Ingress Port when there are  $N_{link}$  entries in the table with value of PN. The Egress Port may admit one isochronous request transaction from the Ingress Port for further service only when the table entry reached by the Egress Port's isochronous time ticker (that increments by 1 every t time and wraps around when reaching t) is set to PN. Even if there are outstanding isochronous requests ready in the Ingress Port, they will not be served until next round of time-based WRR arbitration. In this manner, the time-based Port Arbitration Table serves for both isochronous bandwidth assignment and isochronous traffic regulation.

For an Endpoint serving as a Requester or a Completer, isochronous bandwidth allocation is accomplished through negotiation between system software and device driver, which is outside of the scope of this specification.

#### A.2.4. Isochronous Transaction Latency

Transaction latency is composed of the latency through the PCI Express fabric and the latency contributed by the Completer. Isochronous transaction latency is defined for each transaction and measured in units of virtual timeslot *t*.

- The *read latency* is defined as the round-trip latency. This is the delay from the time when the device submits a memory read request packet to its Transaction Layer (Transmit side) to the time when the corresponding read completion arrives at the device's Transaction Layer (Receive side).
- The write latency is defined as the delay from the time when the Requester posts a memory write request to its PCI Express Transaction Layer (Transmit side) to the time when the data write becomes globally visible within the memory subsystem of the Completer. A write to memory reaches the point of global visibility when all agents accessing that memory address get the updated data.

When the upper bound and the lower bound of isochronous transaction latency are provided, the size of isochronous data buffers in a Requester can be determined. For most of common platforms, the minimum isochronous transaction latency is much smaller than the maximum. As a conservative measure, the minimum isochronous transaction latency is assumed to be zero; only guidelines on measuring the maximum isochronous transaction latency are provided here.

For a Requester, the maximum isochronous (read or write) transaction latency (L) can be accounted as the following:

$$L = L_{Fabric} + L_{Completer}$$
,

where  $L_{Fabric}$  is the maximum latency of the PCI Express fabric and  $L_{Completer}$  is the maximum latency of the Completer.

 $L_{Fabric}$  which applies to both read and write transactions, depends on the topology, latency across each PCI Express Link, and the arbitration point in the path between the Requester to the Completer. The latency on a PCI Express Link depends on pipeline delays, width and operational

10

20

25

30

frequency of the Link, transmission of electrical signals across the medium, wake up latency from low power states, and delays caused by Data Link Layer Retry.

A restriction on the PCI Express topology may be imposed for each targeted platform in order to provide a practically meaningful guideline for  $L_{Fabric}$ . The values of  $L_{Fabric}$  should be reasonable and serve as practical upper limits under normal operating conditions.

The value of  $L_{Completer}$  depends on the memory technology, memory configuration, and the arbitration policies in the Completer that comprehend PCI Express isochronous traffic. The target value for  $L_{Completer}$  should provide enough headroom to allow for implementation tradeoffs.

Definitions of read and write transaction latencies for a Completer are different:

5

15

20

25

- Read transaction latency for the Completer is defined as the delay from the time a memory read transaction is available at the Receiver end of a PCI Express Port in the Completer to the time the corresponding read completion transaction is posted to the transmission end of the PCI Express Port.
  - ☐ Write transaction latency is defined as the delay from the time a memory write transaction is available at the Receiver end of a PCI Express Port in the Completer to the time that the transmitted data is globally visible.

All of the isochronous transaction latencies defined above are based on the assumption that the Requester injects isochronous transactions uniformly. According to an isochronous contract of  $\{N, T, t\}$ , the uniform traffic injection is defined such that up to N transactions are evenly distributed over the isochronous period T based on a ticker granularity of virtual timeslot t. For a Requester with non-uniform isochronous transaction injection, the Requester is responsible of accounting for any additional delay due to the deviation of its injection pattern from a uniform injection pattern.

## A.2.5. An Example Illustrating Isochronous Parameters

Figure A-3 illustrates the key isochronous parameters using a simplified example with T = 20t and L = 22t. A Requester has reserved isochronous bandwidth of four transactions per T. The device shares the allocated isochronous bandwidths for both read requests and write requests. As shown, during one isochronous time period, the Requester issues two read requests and two write requests. All requests are completed within the designated transaction latency L. Also shown in the figure, there is no time dependency between the service time of write requests and the arrival time of read completions.




Figure A-3: A Simplified Example Illustrating PCI Express Isochronous Parameters

### A.3. Isochronous Transaction Rules

Isochronous transactions follow the same rules as described in Chapter 2. In order to assist the Completer to meet latency requirements, the following additional rules further illustrate and clarify the proper behavior of isochronous transactions:

The value in the Length field of requests must never exceed Max\_Payload\_Size.

# A.4. Transaction Ordering

In general, isochronous transactions follow the ordering rules described in Section 2.4. The following ordering rule further illustrates and clarifies the proper behavior of isochronous transactions:

- ☐ There are no ordering guarantees between any isochronous and non-isochronous transactions because the traffic has been segregated into distinct VC resources.
  - ☐ Isochronous write requests are serviced on any PCI Express Link in strictly the same order as isochronous write requests are posted.
  - ☐ Switches must allow isochronous posted requests to pass isochronous read completions.

# A.5. Isochronous Data Coherency

15 Cache coherency for isochronous transactions is an operating system software and Root Complex hardware issue. PCI Express provides the necessary mechanism to control Root Complex behavior in terms of enforcing hardware cache coherency on a per transaction basis.

For platforms where snoop latency in a Root Complex is either unbounded or can be excessively large, in order to meet tight maximum isochronous transaction latency  $L_{Complete}$ , or more precisely  $L_{Root\_Complex}$ , all isochronous transactions should have the No Snoop Attribute bit set.

A Root Complex must report the Root Complex's capability to the system software by setting the Reject Snoop Transactions field in the VC Resource Capability register (for any VC resource capable of supporting isochronous traffic) in its RCRB. Based on whether or not a Root Complex is capable of providing hardware enforced cache coherency for isochronous traffic while still meeting isochronous latency target, system software can then inform the device driver of Endpoints to set or unset the No Snoop Attribute bit for isochronous transactions.

Note that cache coherency considerations for isochronous traffic do not apply to peer-to-peer communication.

10

20

25

### A.6. Flow Control

15

20

Completers and PCI Express fabric components should implement proper sizing of buffers such that under normal operating conditions, no backpressure due to flow control should be applied to isochronous traffic injected uniformly by a Requester. For Requesters that are compliant to the isochronous contract, but have bursty injection behavior, Switches and Completers may apply flow control backpressure as long as the admitted isochronous traffic is uniform and compliant to the isochronous contract. Under abnormal conditions when isochronous traffic jitter becomes significant or when isochronous traffic is oversubscribed due to excessive Data Link Layer Retry, flow control provides a natural mechanism to ensure functional correctness.

### A.7. Considerations for Bandwidth Allocation

## A.7.1. Isochronous Bandwidth of PCI Express Links

Isochronous bandwidth budgeting for PCI Express Links can be derived based on Link parameters such as isochronous payload size and the speed and width of the Link.

Isochronous bandwidth allocation for a PCI Express Link should be limited to certain percentage of the maximum effective Link bandwidth in order to leave sufficient bandwidth for non-isochronous traffic and to account for temporary Link bandwidth reduction due to retries. Link utilization is counted based on the actual cycles consumed on the physical PCI Express Link. The maximum number of virtual slots allowed per Link  $(N_{link})$  depends on the isochronous packet payload size and the speed and width of the Link.

As isochronous bandwidth allocation on a PCI Express Link is based on number of requests  $N_{link}$  per isochronous period. There is no distinction between read requests and write requests in budgeting isochronous bandwidth on a PCI Express Link.

## A.7.2. Isochronous Bandwidth of Endpoints

For peer-to-peer communication, the device driver is responsible for reporting to system software if the device is capable of being a Completer for isochronous transactions. In addition, the driver must report the device's isochronous bandwidth capability. The specifics of the report mechanism are outside the scope of this specification.

### A.7.3. Isochronous Bandwidth of Switches

Allocation of isochronous bandwidth for a Switch must consider the capacity and utilization of PCI Express Links associated with the Ingress Port and the Egress Port of the Switch that connect the Requester and the Completer, respectively. The lowest common denominator of the two determines if a requested isochronous bandwidth can be supported.

## A.7.4. Isochronous Bandwidth of Root Complex

Isochronous bandwidth of Root Complex is reported to the software through its RCRB structure. Specifically, the Maximum Time Slots field of the VC Resource Capability register in VC Capability structure indicates the total isochronous bandwidth shared by the Root Ports associated with the RCRB. Details of the platform budgeting for available isochronous bandwidth within a Root Complex are outside of the scope of this specification.

# A.8. Considerations for PCI Express Components

### A.8.1. An Endpoint as a Requester

Before an Endpoint as a Requester can start issuing isochronous request transactions, the following configuration steps must be performed by software:

- ☐ Configuration of at least one VC resource capable of supporting isochronous communication and assignment of at least one TC label.
  - ☐ Enablement of this VC resource.

5

10

15

25

When the Requester uniformly injects isochronous requests, the Receive Port, either a Switch Port or a Root Port, should issue Flow Control credits back promptly such that no backpressure should be applied to the associated VC. This type of Requester may size its buffer based on the PCI Express fabric latency  $L_{\textit{Fabric}}$  plus the Completer's latency  $L_{\textit{Completer'}}$ 

When isochronous transactions are injected non-uniformly, either some transactions experience longer PCI Express fabric delay or the Requester gets back-pressured on the associated VC. This type of Requester must size its buffer to account for the deviation of its injection pattern from uniformity.

## A.8.2. An Endpoint as a Completer

An Endpoint may serve as a Completer for isochronous peer-to-peer communication. Before an Endpoint starts serving isochronous transactions, system software must identify/configure a VC resource capable of supporting isochronous traffic and assigned a corresponding TC label.

An Endpoint Completer must observe the maximum isochronous transaction latency ( $L_{Completer}$ ). An Endpoint Completer does not have to regulate isochronous request traffic if attached to a Switch since Switches implement traffic regulation. However, an Endpoint Completer must size its internal buffer such that no backpressure should be applied to the corresponding VC.

#### A.8.3. Switches

5

10

15

20

25

30

35

A Switch may have multiple ports capable of supporting isochronous transactions. Before a Switch starts serving isochronous transactions for a Port, the software must perform the following configuration steps:

- ☐ Configuration/enablement of at least one VC resource capable of supporting isochronous communication.
- ☐ Configuration of the Port as an Ingress Port:
  - Configuration (or reconfiguration if the associated VC of the Egress Port is already enabled) of the time-based WRR Port Arbitration Table of the targeting Egress Port to include  $N_{\it link}$  entries set to the Ingress Port's Port Number. Here  $N_{\it link}$  is the isochronous allocation for the Ingress Port.
  - Enabling the targeting Egress Port to load newly programmed Port Arbitration Table.
- ☐ Configuration of the Port as an Egress Port:
  - Configuration of each VC's Port Arbitration Table with number of entries set according to the assigned isochronous bandwidth for all Ingress Ports.
  - Select proper VC Arbitration, e.g., as strict-priority based VC Arbitration.
  - If required, configuration of the Port's VC Arbitration Table with large weights assigned accordingly to each associated VC.

Each VC associated with isochronous traffic may be served as the highest priority in arbitrating for the shared PCI Express Link resource at an Egress Port. This is comprehended by a Switch's internal arbitration scheme.

In addition, a Switch Port may use "just in time" scheduling mechanism to reduce VC arbitration latency. Instead of pipelining non-isochronous Transport Layer packets to the Data Link Layer of the Egress Port in a manner that Data Link Layer transmit buffer becomes saturated, the Switch Port may hold off scheduling of a new non-isochronous packet to the Data Link Layer as long as it is possible without incurring unnecessary Link idle time.

When a VC configured to support isochronous traffic is enabled for a Switch Port (ingress) that is connected to a Requester, the Switch must enforce proper traffic regulation to ensure that isochronous traffic from the Port conforms to this specification. With such enforcement, normal isochronous transactions from compliant Requesters will not be impacted by ill behavior of any non-compliant Requester.

The above isochronous traffic regulation mechanism only applies to request transactions but not to completion transactions. When Endpoint-to-Root-Complex and peer-to-peer communications coexist in a Switch, an Egress Port may mix isochronous write requests and read completions in the same direction. In the case of contention, the Egress Port must allow write requests to pass read completions to ensure the Switch meets latency requirement for isochronous requests.

### A.8.4. Root Complex

A Root Complex may have multiple Root Ports capable of supporting isochronous transactions. Before a Root Complex starts serving isochronous transactions for a Root Port, the Port must be configured by software to enable VC to support isochronous traffic using the following configuration steps:

- 5 Configuration of at least one VC resource capable of supporting isochronous communication and assignment of at least one TC label.
  - ☐ Configuration of the Root Port as an Ingress Port:
    - Configuration (or reconfiguration if the associated VC in RCRB is already enabled) of the time-based WRR Port Arbitration Table of the targeting RCRB to include  $N_{\it link}$  entries set to the Ingress Port's Port Number. Here  $N_{\it link}$  is the isochronous allocation for the Port.
    - Enabling the targeting RCRB to load newly programmed Port Arbitration Table.
  - ☐ Configuration of the Root Port as an Egress Port:
    - If supported, configuration of the Root Port's VC Arbitration Table with large weights assigned to the associated VC.
    - If the Root Complex supports peer-to-peer traffic between Root Ports, configuration of the Root Port's Port Arbitration Table number of entries is set according to the assigned isochronous bandwidth for all Ingress Ports.

A Root Complex must observe the maximum isochronous transaction latency ( $L_{\textit{Completer}}$  or more precisely  $L_{\textit{Root\_Complex}}$ ) that applies to all the Root Ports in the Root Complex. How a Root Complex schedules memory cycles for PCI Express isochronous transactions and other memory transactions is outside of the scope of this specification as long as  $L_{\textit{Root\_Complex}}$  is met for PCI Express isochronous transactions.

When a VC is enabled to support isochronous traffic for a Root Port, the Root Complex must enforce proper traffic regulation to ensure that isochronous traffic from the Root Port conforms to this specification. With such enforcement, normal isochronous transactions from compliant Requesters will not be impacted by ill behavior of any non-compliant Requesters. Isochronous traffic regulation is implemented using the time-based Port Arbitration Table in RCRB.

Root Complex may perform the following operations for invalid isochronous transactions:

☐ Return partial completions for read requests with the value in the Length field exceeding Max\_Payload\_Size.

15

20

25

30



# B. Symbol Encoding

Table B-1 shows the byte-to-Symbol encodings for data characters. Table B-2 shows the Symbol encodings for the Special Symbols used for TLP/DLLP Framing and for interface management. RD- and RD+ refer to the Running Disparity of the Symbol sequence on a per-Lane basis.

Table B-1: 8b/10b Data Symbol Codes

Data Byte Name	Data Byte Value (hex)	Bits HGF EDCBA (binary)	Current RD- abcdei fghj(binary)	Current RD+ abcdei fghj (binary)	
D0.0 00		000 00000	100111 0100	011000 1011	
D1.0	01	000 00001	011101 0100	100010 1011	
D2.0	02	000 00010	101101 0100	010010 1011	
D3.0	03	000 00011	110001 1011	110001 0100	
D4.0	04	000 00100	110101 0100	001010 1011	
D5.0	05	000 00101	101001 1011	101001 0100	
D6.0	06	000 00110	011001 1011	011001 0100	
D7.0	07	000 00111	111000 1011	000111 0100	
D8.0	08	000 01000	111001 0100	000110 1011	
D9.0	09	000 01001	100101 1011	100101 0100	
D10.0	0A	000 01010	010101 1011	010101 0100	
D11.0	0B	000 01011	110100 1011	110100 0100	
D12.0	0C	000 01100	001101 1011	001101 0100	
D13.0	0D	000 01101	101100 1011	101100 0100	
D14.0	0E	000 01110	011100 1011	011100 0100	
D15.0	0F	000 01111	010111 0100	101000 1011	
D16.0	10	000 10000	011011 0100	100100 1011	
D17.0	11	000 10001	100011 1011	100011 0100	
D18.0	12	000 10010	010011 1011	010011 0100	
D19.0	13	000 10011	110010 1011	110010 0100	
D20.0	14	000 10100	001011 1011	001011 0100	
D21.0	15	000 10101	101010 1011	101010 0100	
D22.0	16	000 10110	011010 1011	011010 0100	

Data Byte Name	Data Byte Value (hex)	Bits HGF EDCBA (binary)	Current RD- abcdei fghj(binary)	Current RD+ abcdei fghj (binary)		
D23.0	17	000 10111	111010 0100	000101 1011		
D24.0	18	000 11000	110011 0100	001100 1011		
D25.0	19	000 11001	100110 1011	100110 0100		
D26.0	1A	000 11010	010110 1011	010110 0100		
D27.0	1B	000 11011	110110 0100	001001 1011		
D28.0	1C	000 11100	001110 1011	001110 0100		
D29.0	1D	000 11101	101110 0100	010001 1011		
D30.0	1E	000 11110	011110 0100	100001 1011		
D31.0	1F	000 11111	101011 0100	010100 1011		
D0.1	20	001 00000	100111 1001	011000 1001		
D1.1	21	001 00001	011101 1001	100010 1001		
D2.1	22	001 00010	101101 1001	010010 1001		
D3.1	23	001 00011	110001 1001	110001 1001		
D4.1	24	001 00100	110101 1001	001010 1001		
D5.1	25	001 00101	101001 1001	101001 1001		
D6.1	26	001 00110	011001 1001	011001 1001		
D7.1	27	001 00111	111000 1001	000111 1001		
D8.1	28	001 01000	111001 1001	000110 1001		
D9.1	29	001 01001	100101 1001	100101 1001		
D10.1	2A	001 01010	010101 1001	010101 1001		
D11.1	2B	001 01011	110100 1001	110100 1001		
D12.1	2C	001 01100	001101 1001	001101 1001		
D13.1	2D	001 01101	101100 1001	101100 1001		
D14.1	2E	001 01110	011100 1001	011100 1001		
D15.1	2F	001 01111	010111 1001	101000 1001		
D16.1	30	001 10000	011011 1001	100100 1001		
D17.1	31	001 10001	100011 1001	100011 1001		
D18.1	32	001 10010	010011 1001	010011 1001		
D19.1	33	001 10011	110010 1001	110010 1001		
D20.1	34	001 10100	001011 1001	001011 1001		
D21.1	35	001 10101	101010 1001	101010 1001		
D22.1	36	001 10110	011010 1001	011010 1001		
D23.1	37	001 10111	111010 1001	000101 1001		

Data Byte Name	Data Byte Value (hex)	Bits HGF EDCBA (binary)	Current RD- abcdei fghj(binary)	Current RD+ abcdei fghj (binary)			
D24.1	38	001 11000	110011 1001	001100 1001			
D25.1	39	001 11001	100110 1001	100110 1001			
D26.1	3A	001 11010	010110 1001	010110 1001			
D27.1	3B	001 11011	110110 1001	001001 1001			
D28.1	3C	001 11100	001110 1001	001110 1001			
D29.1	3D	001 11101	101110 1001	010001 1001			
D30.1	3E	001 11110	011110 1001	100001 1001			
D31.1	3F	001 11111	101011 1001	010100 1001			
D0.2	40	010 00000	100111 0101	011000 0101			
D1.2	41	010 00001	011101 0101	100010 0101			
D2.2	42	010 00010	101101 0101	010010 0101			
D3.2	43	010 00011	110001 0101	110001 0101			
D4.2	44	010 00100	110101 0101	001010 0101			
D5.2	45	010 00101	101001 0101	101001 0101			
D6.2	46	010 00110	011001 0101	011001 0101			
D7.2	47	010 00111	111000 0101	000111 0101			
D8.2	48	010 01000	111001 0101	000110 0101			
D9.2	49	010 01001	100101 0101	100101 0101			
D10.2	4A	010 01010	010101 0101	010101 0101			
D11.2	4B	010 01011	110100 0101	110100 0101			
D12.2	4C	010 01100	001101 0101	001101 0101			
D13.2	4D	010 01101	101100 0101	101100 0101			
D14.2	4E	010 01110	011100 0101	011100 0101			
D15.2	4F	010 01111	010111 0101	101000 0101			
D16.2	50	010 10000	011011 0101	100100 0101			
D17.2	51	010 10001	100011 0101	100011 0101			
D18.2	52	010 10010	010011 0101	010011 0101			
D19.2	53	010 10011	110010 0101	110010 0101			
D20.2	54	010 10100	001011 0101	001011 0101			
D21.2	55	010 10101	101010 0101	101010 0101			
D22.2	56	010 10110	011010 0101	011010 0101			
D23.2	57	010 10111	111010 0101 000101 0101				
D24.2	58	010 11000	110011 0101	001100 0101			

Data Byte Name	Data Byte Value (hex)	Bits HGF EDCBA (binary)	Current RD- abcdei fghj(binary)	Current RD+ abcdei fghj (binary)		
D25.2	59	010 11001	100110 0101	100110 0101		
D26.2	5A	010 11010	010110 0101	010110 0101		
D27.2	5B	010 11011	110110 0101	001001 0101		
D28.2	5C	010 11100	001110 0101	001110 0101		
D29.2	5D	010 11101	101110 0101	010001 0101		
D30.2	5E	010 11110	011110 0101	100001 0101		
D31.2	5F	010 11111	101011 0101	010100 0101		
D0.3	60	011 00000	100111 0011	011000 1100		
D1.3	61	011 00001	011101 0011	100010 1100		
D2.3	62	011 00010	101101 0011	010010 1100		
D3.3	63	011 00011	110001 1100	110001 0011		
D4.3	64	011 00100	110101 0011	001010 1100		
D5.3	65	011 00101	101001 1100	101001 0011		
D6.3	66	011 00110	011001 1100	011001 0011		
D7.3	67	011 00111	111000 1100	000111 0011		
D8.3	68	011 01000	111001 0011	000110 1100		
D9.3	69	011 01001	100101 1100	100101 0011		
D10.3	6A	011 01010	010101 1100	010101 0011		
D11.3	6B	011 01011	110100 1100	110100 0011		
D12.3	6C	011 01100	001101 1100	001101 0011		
D13.3	6D	011 01101	101100 1100	101100 0011		
D14.3	6E	011 01110	011100 1100	011100 0011		
D15.3	6F	011 01111	010111 0011	101000 1100		
D16.3	70	011 10000	011011 0011	100100 1100		
D17.3	71	011 10001	100011 1100	100011 0011		
D18.3	72	011 10010	010011 1100	010011 0011		
D19.3	73	011 10011	110010 1100	110010 0011		
D20.3	74	011 10100	001011 1100	001011 0011		
D21.3	75	011 10101	101010 1100	101010 0011		
D22.3	76	011 10110	011010 1100	011010 0011		
D23.3	77	011 10111	111010 0011	000101 1100		
D24.3	78	011 11000	110011 0011	001100 1100		
D25.3	79	011 11001	100110 1100	100110 0011		

Data Byte Name	Data Byte Value (hex)	Bits HGF EDCBA (binary)	Current RD- abcdei fghj(binary)	Current RD+ abcdei fghj (binary)
D26.3	7A	011 11010	010110 1100	010110 0011
D27.3	7B	011 11011	110110 0011	001001 1100
D28.3	7C	011 11100	001110 1100	001110 0011
D29.3	7D	011 11101	101110 0011	010001 1100
D30.3	7E	011 11110	011110 0011	100001 1100
D31.3	7F	011 11111	101011 0011	010100 1100
D0.4	80	100 00000	100111 0010	011000 1101
D1.4	81	100 00001	011101 0010	100010 1101
D2.4	82	100 00010	101101 0010	010010 1101
D3.4	83	100 00011	110001 1101	110001 0010
D4.4	84	100 00100	110101 0010	001010 1101
D5.4	85	100 00101	101001 1101	101001 0010
D6.4	86	100 00110	011001 1101	011001 0010
D7.4	87	100 00111	111000 1101	000111 0010
D8.4	88	100 01000	111001 0010	000110 1101
D9.4	89	100 01001	100101 1101	100101 0010
D10.4	8A	100 01010	010101 1101	010101 0010
D11.4	8B	100 01011	110100 1101	110100 0010
D12.4	8C	100 01100	001101 1101	001101 0010
D13.4	8D	100 01101	101100 1101	101100 0010
D14.4	8E	100 01110	011100 1101	011100 0010
D15.4	8F	100 01111	010111 0010	101000 1101
D16.4	90	100 10000	011011 0010	100100 1101
D17.4	91	100 10001	100011 1101	100011 0010
D18.4	92	100 10010	010011 1101	010011 0010
D19.4	93	100 10011	110010 1101	110010 0010
D20.4	94	100 10100	001011 1101	001011 0010
D21.4	95	100 10101	101010 1101	101010 0010
D22.4	96	100 10110	011010 1101	011010 0010
D23.4	97	100 10111	111010 0010	000101 1101
D24.4	98	100 11000	110011 0010	001100 1101
D25.4	99	100 11001	100110 1101	100110 0010
D26.4	9A	100 11010	010110 1101	010110 0010

Data Byte Name  Data Byte Value (hex)		Bits HGF EDCBA (binary)	Current RD- abcdei fghj(binary)	Current RD+ abcdei fghj (binary)	
D27.4	9B	100 11011	110110 0010	001001 1101	
D28.4	9C	100 11100	001110 1101	001110 0010	
D29.4	9D	100 11101	101110 0010	010001 1101	
D30.4	9E	100 11110	011110 0010	100001 1101	
D31.4	9F	100 11111	101011 0010	010100 1101	
D0.5	A0	101 00000	100111 1010	011000 1010	
D1.5	A1	101 00001	011101 1010	100010 1010	
D2.5	A2	101 00010	101101 1010	010010 1010	
D3.5	A3	101 00011	110001 1010	110001 1010	
D4.5	A4	101 00100	110101 1010	001010 1010	
D5.5	A5	101 00101	101001 1010	101001 1010	
D6.5	A6	101 00110	011001 1010	011001 1010	
D7.5	A7	101 00111	111000 1010	000111 1010	
D8.5	A8	101 01000	111001 1010	000110 1010	
D9.5	A9	101 01001	100101 1010	100101 1010	
D10.5	AA	101 01010	010101 1010	010101 1010	
D11.5	AB	101 01011	110100 1010	110100 1010	
D12.5	AC	101 01100	001101 1010	001101 1010	
D13.5	AD	101 01101	101100 1010	101100 1010	
D14.5	AE	101 01110	011100 1010	011100 1010	
D15.5	AF	101 01111	010111 1010	101000 1010	
D16.5	B0	101 10000	011011 1010	100100 1010	
D17.5	B1	101 10001	100011 1010	100011 1010	
D18.5	B2	101 10010	010011 1010	010011 1010	
D19.5	B3	101 10011	110010 1010	110010 1010	
D20.5	B4	101 10100	001011 1010	001011 1010	
D21.5	B5	101 10101	101010 1010	101010 1010	
D22.5	B6	101 10110	011010 1010	011010 1010	
D23.5	B7	101 10111			
D24.5	B8	101 11000	110011 1010	001100 1010	
D25.5	B9	101 11001	100110 1010	100110 1010	
D26.5	BA	101 11010	010110 1010	010110 1010	
D27.5	BB	101 11011	110110 1010	001001 1010	

Data Byte Data Byte Value (hex)		Bits HGF EDCBA (binary)	Current RD- abcdei fghj(binary)	Current RD+ abcdei fghj (binary)
D28.5	BC	101 11100	001110 1010	001110 1010
D29.5	BD	101 11101	101110 1010	010001 1010
D30.5	BE	101 11110	011110 1010	100001 1010
D31.5	BF	101 11111 101011 1010		010100 1010
D0.6	C0	110 00000	100111 0110	011000 0110
D1.6	C1	110 00001	011101 0110	100010 0110
D2.6	C2	110 00010	101101 0110	010010 0110
D3.6	C3	110 00011	110001 0110	110001 0110
D4.6	C4	110 00100	110101 0110	001010 0110
D5.6	C5	110 00101	101001 0110	101001 0110
D6.6	C6	110 00110	011001 0110	011001 0110
D7.6	C7	110 00111	111000 0110	000111 0110
D8.6	C8	110 01000	111001 0110	000110 0110
D9.6	C9	110 01001	100101 0110	100101 0110
D10.6	CA	110 01010	010101 0110	010101 0110
D11.6	СВ	110 01011	110100 0110	110100 0110
D12.6	CC	110 01100	001101 0110	001101 0110
D13.6	CD	110 01101	101100 0110	101100 0110
D14.6	CE	110 01110	011100 0110	011100 0110
D15.6	CF	110 01111	010111 0110	101000 0110
D16.6	D0	110 10000	011011 0110	100100 0110
D17.6	D1	110 10001	100011 0110	100011 0110
D18.6	D2	110 10010	010011 0110	010011 0110
D19.6	D3	110 10011	110010 0110	110010 0110
D20.6	D4	110 10100	001011 0110	001011 0110
D21.6	D5	110 10101	101010 0110	101010 0110
D22.6	D6	110 10110	011010 0110	011010 0110
D23.6	D7	110 10111	111010 0110	000101 0110
D24.6	D8	110 11000		
D25.6	D9	110 11001	100110 0110	100110 0110
D26.6	DA	110 11010	010110 0110	010110 0110
D27.6	DB	110 11011	110110 0110	001001 0110
D28.6	DC	110 11100	001110 0110	001110 0110

Data Byte Name	Data Byte Value (hex)	Bits HGF EDCBA (binary)	Current RD- abcdei fghj(binary)	Current RD+ abcdei fghj (binary)		
D29.6	DD	110 11101	101110 0110	010001 0110		
D30.6	DE	110 11110	011110 0110	100001 0110		
D31.6	DF	110 11111	101011 0110	010100 0110		
D0.7	E0	111 00000	100111 0001	011000 1110		
D1.7	E1	111 00001	011101 0001	100010 1110		
D2.7	E2	111 00010	101101 0001	010010 1110		
D3.7	E3	111 00011	110001 1110	110001 0001		
D4.7	E4	111 00100	110101 0001	001010 1110		
D5.7	E5	111 00101	101001 1110	101001 0001		
D6.7	E6	111 00110	011001 1110	011001 0001		
D7.7	E7	111 00111	111000 1110	000111 0001		
D8.7	E8	111 01000	111001 0001	000110 1110		
D9.7	E9	111 01001	100101 1110	100101 0001		
D10.7	EA	111 01010	010101 1110	010101 0001		
D11.7	EB	111 01011	110100 1110	110100 1000		
D12.7	EC	111 01100	001101 1110	001101 0001		
D13.7	ED	111 01101	101100 1110	101100 1000		
D14.7	EE	111 01110	011100 1110	011100 1000		
D15.7	EF	111 01111	010111 0001	101000 1110		
D16.7	F0	111 10000	011011 0001	100100 1110		
D17.7	F1	111 10001	100011 0111	100011 0001		
D18.7	F2	111 10010	010011 0111	010011 0001		
D19.7	F3	111 10011	110010 1110	110010 0001		
D20.7	F4	111 10100	001011 0111	001011 0001		
D21.7	F5	111 10101	101010 1110	101010 0001		
D22.7	F6	111 10110	011010 1110	011010 0001		
D23.7	F7	111 10111	111010 0001	000101 1110		
D24.7	F8	111 11000	110011 0001	001100 1110		
D25.7	F9	111 11001	100110 1110	100110 0001		
D26.7	FA	111 11010	010110 1110	010110 0001		
D27.7	FB	111 11011	110110 0001	001001 1110		
D28.7	FC	111 11100	001110 1110	001110 0001		
D29.7	FD	111 11101	101110 0001	010001 1110		

Data Byte Name	Data Byte Value (hex)	Bits HGF EDCBA (binary)	Current RD- abcdei fghj(binary)	Current RD+ abcdei fghj (binary)
D30.7	FE	111 11110	011110 0001	100001 1110
D31.7	FF	111 11111	101011 0001	010100 1110

Table B-2: 8b/10b Special Character Symbol Codes

Data Byte Name	Data Byte Value			Current RD + abcdei fghj		
K28.0	1C	000 11100	001111 0100	110000 1011		
K28.1	3C	001 11100	001111 1001	110000 0110		
K28.2	5C	010 11100	001111 0101	110000 1010		
K28.3	7C	011 11100	001111 0011	110000 1100		
K28.4	9C	100 11100	001111 0010	110000 1101		
K28.5	BC	101 11100	001111 1010	110000 0101		
K28.6	DC	110 11100	001111 0110	110000 1001		
K28.7	FC	111 11100	001111 1000	110000 0111		
K23.7	F7	111 10111	111010 1000	000101 0111		
K27.7	FB	111 11011	110110 1000	001001 0111		
K29.7	FD	111 11101	101110 1000	010001 0111		
K30.7	FE	111 11110	011110 1000	100001 0111		



# C. Physical Layer Appendix

# C.1. Data Scrambling

10

The following subroutines encode and decode an 8-bit value contained in "inbyte" with the LFSR. This is presented as one example only; there are many ways to obtain the proper output. This example demonstrates how to advance the LFSR eight times in one operation and how to XOR the data in one operation. Many other implementations are possible but they must all produce the same output as that shown here.

The following algorithm uses the "C" programming language conventions, where "<<" and ">>" represent the shift left and shift right operators, ">" is the compare greater than operator, and "^" is the exclusive or operator, and "&" is the logical "AND" operator.

```
this routine implements the serial descrambling algorithm in parallel form
  for the LSFR polynomial: x^16+x^5+x^4+x^3+1
  this advances the LSFR 8 bits every time it is called
  this requires fewer than 25 xor gates to implement (with a static register)
  The XOR required to advance 8 bits/clock is:
    0 1 2 3 4
                      5
                          6 7
                                      9 10 11 12 13 14 15
        9 10 11 12 13 14 15
                                 0
                                    1 2
                                               4 5 6 7
                  9 10 11 12 13 14 15
                   8 9 10 11 12 13 14 15
                          9 10 11 12 13
  The serial data is just the reverse of the upper byte:
bit 0 1 2 3 4 5 6 7
    15 14 13 12 11 10
int scramble_byte(int inbyte)
static int scrambit[16];
static int bit[16];
static int bit_out[16];
static unsigned short lfsr = 0xffff; // 16 bit short for polynomial
int i, outbyte;
   if (inbyte == COMMA)
                        // if this is a comma
      return (COMMA); // reset the LFSR
                       // and return the same data
```

```
if (inbyte == SKIP) // don't advance or encode on skip
       return (SKIP);
    for (i=0; i<16;i++) // convert LFSR to bit array for legibility
       bit[i] = (lfsr >> i) & 1;
    for (i=0; i<8; i++) // convert byte to be scrambled for legibility
       scrambit[i] = (inbyte >> i) & 1;
    // apply the xor to the data
                              // if not a KCODE, scramble the data
    if (! (inbyte & 0x100) &&
        ! (TrainingSequence == TRUE)) // and if not in the middle of
                                       // a training sequence
       scrambit[0] ^= bit[15];
       scrambit[1] ^= bit[14];
       scrambit[2] ^= bit[13];
       scrambit[3] ^= bit[12];
       scrambit[4] ^= bit[11];
       scrambit[5] ^= bit[10];
       scrambit[6] ^= bit[9];
       scrambit[7] ^= bit[8];
    }
    // Now advance the LFSR 8 serial clocks
   bit_out[ 0] = bit[ 8];
   bit_out[ 1] = bit[ 9];
   bit_out[ 2] = bit[10];
   bit_out[ 3] = bit[11] ^ bit[ 8];
   bit_out[ 4] = bit[12] ^ bit[ 9] ^ bit[ 8];
   bit_out[ 5] = bit[13] ^ bit[10] ^ bit[ 9] ^ bit[ 8];
   bit_out[ 6] = bit[14] ^ bit[11] ^ bit[10] ^ bit[ 9];
   bit_out[ 7] = bit[15] ^ bit[12] ^ bit[11] ^ bit[10];
   bit_out[ 8] = bit[ 0] ^ bit[13] ^ bit[12] ^ bit[11];
   bit_out[ 9] = bit[ 1] ^ bit[14] ^ bit[13] ^ bit[12];
   bit_out[10] = bit[ 2] ^ bit[15] ^ bit[14] ^ bit[13];
                                   ^ bit[15] ^ bit[14];
   bit_out[11] = bit[ 3]
                                              ^ bit[15];
   bit_out[12] = bit[ 4]
   bit_out[13] = bit[ 5];
   bit_out[14] = bit[ 6];
   bit_out[15] = bit[ 7];
    lfsr = 0;
    for (i=0; i <16; i++) // convert the LFSR back to an integer
       lfsr += (bit_out[i] << i);</pre>
    for (i= 0; i<8; i++) // convert data back to an integer
       outbyte += (scrambit[i] << i);</pre>
   return outbyte;
/* NOTE THAT THE DESCRAMBLE ROUTINE IS IDENTICAL TO THE SCRAMBLE ROUTINE
    this routine implements the serial descrambling algorithm in parallel form
    this advances the lfsr 8 bits every time it is called
    this uses fewer than 25 xor gates to implement (with a static register)
    The XOR tree is the same as the scrambling routine
int unscramble_byte(int inbyte)
```

}

```
static int descrambit[8];
static int bit[16];
static int bit_out[16];
static unsigned short lfsr = 0xffff; // 16 bit short for polynomial
int outbyte, i;
if (inbyte == COMMA)
                      // if this is a comma
   lfsr = 0xffff;
                     // reset the LFSR
   return (COMMA);
                      // and return the same data
if (inbyte == SKIP) // don't advance or encode on skip
    return (SKIP);
for (i=0; i<16;i++) // convert the LFSR to bit array for legibility
    bit[i] = (lfsr >> i) & 1;
for (i=0; i<8; i++) // convert byte to be de-scrambled for legibility
    descrambit[i] = (inbyte >> i) & 1;
// apply the xor to the data
if (! (inbyte & 0x100) && // if not a KCODE, scramble the data
     ! (TrainingSequence == TRUE)) // and if not in the middle of
                                   // a training sequence
    descrambit[0] ^= bit[15];
    descrambit[1] ^= bit[14];
    descrambit[2] ^= bit[13];
    descrambit[3] ^= bit[12];
    descrambit[4] ^= bit[11];
    descrambit[5] ^= bit[10];
    descrambit[6] ^= bit[9];
    descrambit[7] ^= bit[8];
}
// Now advance the LFSR 8 serial clocks
bit_out[ 0] = bit[ 8];
bit_out[ 1] = bit[ 9];
bit_out[ 2] = bit[10];
bit_out[ 3] = bit[11] ^ bit[ 8];
bit_out[ 4] = bit[12] ^ bit[ 9] ^ bit[ 8];
bit_out[ 5] = bit[13] ^ bit[10] ^ bit[ 9] ^ bit[ 8];
bit_out[ 6] = bit[14] ^ bit[11] ^ bit[10] ^ bit[ 9];
bit_out[ 7] = bit[15] ^ bit[12] ^ bit[11] ^ bit[10];
bit_out[ 8] = bit[ 0] ^ bit[13] ^ bit[12] ^ bit[11];
bit_out[ 9] = bit[ 1] ^ bit[14] ^ bit[13] ^ bit[12];
bit_out[10] = bit[ 2] ^ bit[15] ^ bit[14] ^ bit[13];
                              ^ bit[15] ^ bit[14];
bit out[11] = bit[ 3]
bit_out[12] = bit[ 4]
                                          ^ bit[15];
bit_out[13] = bit[ 5];
bit_out[14] = bit[ 6];
bit_out[15] = bit[ 7];
lfsr = 0;
for (i=0; i <16; i++) // convert the LFSR back to an integer
    lfsr += (bit_out[i] << i);</pre>
outbyte = 0;
for (i= 0; i<8; i++) // convert data back to an integer
    outbyte += (descrambit[i] << i);</pre>
return outbyte;
```

The initial 16-bit values of the LFSR for the first 128 LFSR advances following a reset are listed below:

	0,8	1, 9	2, A	3, B	4, C	5, D	6, E	7, F
00	FFFF	E817	0328	284B	4DE8	E755	404F	4140
80	4E79	761E	1466	6574	7DBD	B6E5	FDA6	B165
10	7D09	02E5	E572	673D	34CF	CB54	4743	4DEF
18	E055	40E0	EE40	54BE	В334	2C7B	7D0C	07E5
20	E5AF	BA3D	248A	8DC4	D995	85A1	BD5D	4425
28	2BA4	A2A3	B8D2	CBF8	EB43	5763	6E7F	773E
30	345F	5B54	5853	5F18	14B7	В474	6CD4	DC4C
38	5C7C	70FC	F6F0	E6E6	F376	603B	3260	64C2
40	CB84	9743	5CBF	B3FC	E47B	6E04	0C3E	3F2C
48	29D7	D1D1	C069	7BC0	CB73	6043	4A60	6FFA
50	F207	1102	01A9	A939	2351	566B	6646	4FF6
58	F927	3081	85B0	AC5D	478C	82EF	F3F2	E43B
60	2E04	027E	7E72	79AE	A501	1A7D	7F2A	2197
68	9019	0610	1096	9590	8FCD	D0E7	F650	46E6
70	E8D6	C228	3AB2	B70A	129F	9CE2	FC3C	2B5C
78	5AA3	AF6A	70C7	CDF0	E3D5	C0AB	в9С0	D9C1

An 8-bit value of 0 repeatedly encoded with the LFSR after reset produces the following consecutive 8-bit values:

	00	01	02	03	04	05	06	07	80	09	0A	0B	0C	0D	0E	0F
00	FF	17	C0	14	В2	E7	02	82	72	6E	28	A6	BE	6D	BF	8D
10	BE	40	A7	Е6	2C	D3	E2	В2	07	02	77	2A	CD	34	BE	ΕO
20	Α7	5D	24	В1	9В	A1	BD	22	D4	45	1D	D3	D7	EA	76	EE
30	2C	DA	1A	FA	28	2D	36	3B	3A	0E	бF	67	CF	06	4C	26
40	D3	E9	3A	CD	27	76	30	FC	94	8B	03	DE	D3	06	52	F6
50	4F	88	80	95	C4	6A	66	F2	9F	0C	A1	35	E2	41	CF	27
60	74	40	7E	9E	A5	58	FE	84	09	60	80	A9	F1	0B	6F	62
70	17	43	5C	ED	48	39	3F	D4	5A	F5	0E	В3	C7	03	9D	9В
80	8B	0D	8E	5C	33	98	77	AE	2D	AC	0B	3E	DA	0B	42	7A
90	7C	D1	CF	A8	1C	12	EE	41	C2	3F	38	7A	0D	69	F4	01
A0	DA	31	72	C5	A0	D7	93	0E	DC	AF	A4	55	E7	F0	72	16
в0	68	D5	38	84	DD	00	CD	18	9E	CA	30	59	4C	75	1B	77
C0	31	C5	ED	CF	91	64	бE	3D	FE	E8	29	04	CF	6C	FC	C4
D0	0B	5E	DA	62	BA	5B	AB	DF	59	в7	7D	37	5E	E3	1A	С6
E0	88	14	F5	4F	8B	C8	56	СВ	D3	10	42	63	04	8A	В4	F7
F0	84	01	A0	01	83	49	67	EE	3E	2A	8B	A4	76	AF	14	D5
100	4F	AC	60	В6	79	D6	62	В7	43	E7	E5	2A	40	2C	6E	7A
110	56	61	63	20	бA	97	4A	38	05	E5	DD	68	0D	78	4C	53
120	8B	D6	86	57	В2	AA	1A	80	18	DC	BA	FC	03	A3	4B	30

Scrambling produces the power spectrum (in the 10-bit domain) shown in Figure C-1.




Figure C-1: Scrambling Spectrum for Data Value of 0



# D. Request Dependencies

The PCI Express Base Specification does not specify the rules governing the creation of resource dependencies between TLPs using different Traffic Classes. Dependencies between packets in different Traffic Classes can create potential deadlock if devices make different assumptions about what is allowed and what is not. Dependencies can be created when a packet is forwarded (transmitted verbatim) or translated (transmitted with modification) from an input Port to an output Port.

Resource dependencies are created when received packets are forwarded/translated on the same or a different Link. Due to the fact that the forwarding/translating device has finite buffer resources this behavior creates a dependency between the ability to receive a packet and the ability to transmit a packet (in potentially a different VC or sub-channel).

The following notation is used to create a framework to enumerate the possibilities:

$$X(m) \rightarrow Y(n)$$

This means:

10

15

20

25

a request in sub-channel X(TC=m) is forwarded/translated in sub-channel Y(TC=n). n and m are between 0-7.

X and Y are either P (Posted Request), N (Non-Posted Request), or C (Completion).

The list of possible dependencies is:

$$P(m) \rightarrow P(n)$$

$$P(m) \rightarrow N(n)$$

$$P(m) \rightarrow C(n)$$

$$N(m) \rightarrow P(n)$$

$$N(m) \rightarrow N(n)$$

$$N(m) \rightarrow C(n)$$

$$C(m) \rightarrow P(n)$$

$$C(m) \rightarrow N(n)$$

$$C(m) \rightarrow C(n)$$

For a given system, each of these dependencies needs to be classified as legal or illegal for each of the following cases:

- ☐ Root Port forwarding to own Link.
- ☐ Root Port forwarding to different Root Port's Link.
- 5 Endpoint or Bridge forwarding to own Link.

A Switch is not allowed to modify the TLPs that flow through it, but must ensure complete independence of resources assigned to separate VCs. System software must comprehend the system dependency rules when configuring TC/VC mapping throughout the system.

One possible legal mapping is:

	RC (Same Port)	RC (Different Port)	Endpoint
P(m) -> P(n)	m <= n	m <= n	m < n
P(m) -> N(n)	m < n	m < n	m < n
P(m) -> C(n)	illegal	illegal	illegal
N(m) -> P(n)	m < n	m < n	m < n
N(m) -> N(n)	m <= n	m <= n	m < n
N(m) -> C(n)	m = n	m = n	m = n
C(m) -> P(n)	illegal	illegal	illegal
C(m) -> N(n)	illegal	illegal	illegal
C(m) -> C(n)	m >= n	m >= n	m > n

Note that this discussion only deals with avoiding the deadlock caused by the creation of resource dependencies. It does not deal with the additional livelock issues (or lack of forward progress) caused by the system's Virtual Channel arbitration policies.

Some of these potential dependencies are illegal or unreachable:

- $\square$  P(m) -> P(n), N(m) -> N(n)
  - m = n This case is illegal and will lead to deadlock, except when a Request is being forwarded from one Port to another of a Switch or Root Complex.
  - m! = n See discussion below.
- $\square$  P(m) -> N(n)

15

20

- m = n This case is illegal and will lead to deadlock.
- m! = n See discussion below.
- $\square$  N(m) -> P(n) See discussion below.
- $\square$  P(m) -> C(n) This case is illegal and will lead to deadlock.

- $\square$  N(m) -> C(n)
  - m = n This case occurs during the normal servicing of a non-posted request by either a root complex or an endpoint.
  - m! = n This case is unreachable and should never happen. Completions always use the same TC as the corresponding request.
- $\square$  C(m) -> P(n), C(m) -> N(n) These cases are unreachable and should never happen due to the fact that completion buffers must be preallocated.
- $\square$   $C(m) \rightarrow C(n)$

5

10

15

- m = n This case is illegal and will lead to deadlock, except when a Completion is being forwarded from one Port to another of a Switch or Root Complex.
- m! = n -This case will occur if N(n) > N(m) dependencies are allowed.

Other potential dependencies may be legal when comprehended as part of a specific usage model. For example, these cases:

$$P(m) \rightarrow P(n), N(m) \rightarrow N(n), P(m) \rightarrow N(n), N(m) \rightarrow P(n)$$
 where  $m! = n$ 

might exist where a device services incoming requests by issuing modified versions of those requests using a different Traffic Class (for example, remapping the first requests address and generating the new request with the resulting address). In these cases, suitable rules must be applied to prevent circular dependencies that would lead to deadlock or livelock.

Examples of devices that may find the above mappings useful:

- Bridges to complex protocols that require state to be save/restored to/from host memory, i.e., PCI Express to Infiniband bridges.
  - ☐ Messaging engines that must do address translation based upon page tables stored in host memory.
  - ☐ UMA graphics devices that store their frame buffer in host memory.

# Acknowledgements

The following persons were instrumental in the development of the PCI Express Base Specification:82

Chamath Abhayagunawardhana
Shiva Aditham
Jasmin Ajanovic
Katsutoshi Akagi
Sujith Arramreddy
Intel Corporation
Intel Corporation
NEC Corporation
ServerWorks, Inc.

Yuval Avnon Marvell Semiconductor, Inc.

Jay AvulaServerWorks, Inc.Jasper BalrajIntel Corporation

Nat Barbiero Advanced Micro Devices, Inc.
Phillip Barnes Hewlett-Packard Company
Suparna Behera LSI Logic Corporation
Joseph A. Bennett Intel Corporation

Richard Bell Advanced Micro Devices, Inc.
Stuart Berke Hewlett-Packard Company
Harish Bharadwaj LSI Logic Corporation
Ajay V. Bhatt Intel Corporation
Harmeet Bhugra IDT Corporation
Cass Blodget Intel Corporation

Cass Blodget Intel Corporation
Jeffrey D. Bloom Intel Corporation
Naveen Bohra Intel Corporation
Jerry Bolen Intel Corporation
Bala Cadambi Intel Corporation
John Calvin Tektronix, Inc.

Gord Caruk Advanced Micro Devices, Inc.

James ChappleIntel CorporationSantanu ChaudhuriIntel CorporationRajinder CheemaLSI Logic CorporationChih-Cheh ChenIntel Corporation

Qunwei Chen Advanced Micro Devices, Inc.

Gene Chui IDT Corporation
Shawn Clayton Emulex Corporation
Mark Clements IBM Corporation
Debra Cohen Intel Corporation
Brad Congdon Intel Corporation
Mike Converse IDT Corporation

Justin Coppin Hewlett-Packard Company

<sup>&</sup>lt;sup>82</sup> Company affiliation listed is at the time of specification contributions.

Joe Cowan Hewlett-Packard Company

Carrie Cox **IBM** Corporation H. Clay Cranford **IBM** Corporation Kenneth C. Creta Intel Corporation Pamela Cristo **Emulex Corporation** Sanjay Dabral Intel Corporation Eric Dahlen **Intel Corporation** Tugrul Daim **Intel Corporation** Ron Dammann Intel Corporation

Sumit Das Texas Instruments Incorporated

Debendra Das Sharma **Intel Corporation** Nicole Daugherty Intel Corporation Karishma Dhruv LSI Logic Corporation **Bob Divivier IDT** Corporation Ken Drottar Intel Corporation Dave Dunning Intel Corporation Intel Corporation Greg Ebert Yaron Elboim Intel Corporation Bassam Elkhoury **Intel Corporation** 

Salem Emara Advanced Micro Devices, Inc.

Mike Engbretson Tektronix, Inc.
Blaise Fanning Intel Corporation
Wes Ficken IBM Corporation
Joshua Filliater LSI Logic Corporation
Jim Foster IBM Corporation

Mike Foxcroft Advanced Micro Devices, Inc.

Dan FroelichIntel CorporationEric GeislerIntel CorporationMarc A. GoldschmidtIntel Corporation

Alan Goodrum Hewlett-Packard Company

Robert Gough

Brien Gray

Richard Greene

Stephen Greenwood

Buck Gremel

Ilya Granovsky

Vijay Gudur

Intel Corporation

Intel Corporation

ATI Technologies Inc.

Intel Corporation

Intel Corporation

LSI Logic Corporation

Dale Gulick Advanced Micro Devices, Inc.

Mickey Gutman Intel Corporation
Clifford D. Hall Intel Corporation
Ken Haren Intel Corporation
David Harriman Intel Corporation
Hiromitsu Hashimoto NEC Corporation
George R. Hayek Intel Corporation

Wenmu He Texas Instruments Incorporated

Bent Hessen-Schmidt SyntheSys Research
Hanh Hoang Intel Corporation
Michael Hopgood nVidia Corporation
Dorcas Hsia nVidia Corporation

Mark Hummel Advanced Micro Devices, Inc.

Mikal Hunsaker Intel Corporation

Carl Jackson Hewlett-Packard Company

David R. Jackson Intel Corporation Praveen Jain nVidia Corporation Duane January **Intel Corporation** Mike Jenkins LSI Logic Corporation Peter Jenkins **IBM** Corporation Intel Corporation Hong Jiang Viek Joshi Intel Corporation David Kahn Sun Microsystems, Inc. Girish Karanam LSI Logic Corporation Chad Kendall **Broadcom Corporation** 

David Kimble Texas Instruments Incorporated

Mohammad Kolbehdari Intel Corporation
Abhimanyu Kolla Intel Corporation
Ganesh Kondapuram Intel Corporation

Michael Krause Hewlett-Packard Company

Akhilesh Kumar

Mohan J. Kumar

Richard Kunze

Hugh Kurth

Seh Kwa

Seh Kwa

Intel Corporation

Intel Corporation

Sun Microsystems, Inc.

Intel Corporation

Brian L'Ecuyer Agilent Technologies, Inc.

Beomtek Lee Intel Corporation
Clifford D. Lee Intel Corporation
David M. Lee Intel Corporation

Edward Lee Advanced Micro Devices, Inc.

Moshe Leibowitz IBM Corporation

Mike Li Wavecrest Corporation

Paul Li
Pericom Semiconductor Corporation
Stephen Li
Texas Instruments Incorporated

Jeff LukancIDT CorporationJeffrey LuIBM Corporation

Ngoc Luu Advanced Micro Devices, Inc. Stephen Ma Advanced Micro Devices, Inc.

Zorik Machulsky IBM Corporation

Kevin MainTexas Instruments IncorporatedSteve ManningAdvanced Micro Devices, Inc.Jarek MarczewskiAdvanced Micro Devices, Inc.

Mark Marlett LSI Logic Corporation Alberto Martinez Intel Corporation Andrew Martwick **Intel Corporation** Paul Mattos **IBM** Corporation Robert A. Mayer Intel Corporation Pranav H. Mehta Intel Corporation Rich Mellitz Intel Corporation

Cindy Merkin Dell Computer Corporation

Dennis Miller Intel Corporation Jason Miller Sun Microsystems, Inc. Intel Corporation Robert J. Miller Suneel Mitbander Intel Corporation Daniel Moertl **IBM** Corporation

National Instruments Corporation Lee Mohrmann

Wayne Moore Intel Corporation Douglas R. Moran Intel Corporation

Terry Morris Hewlett-Packard Company

Jeff C. Morriss Intel Corporation Sridhar Muthrasanallur **Intel Corporation** Suresh Babu M. V. LSI Logic Corporation Gautam V. Naik LSI Logic Corporation Mohan K. Nair **Intel Corporation** Mukund Narasimhan **Intel Corporation** Alon Naveh Intel Corporation Surena Neshvad Intel Corporation **IDT** Corporation Andy Ng Manisha Nilange **Intel Corporation** Hajime Nozaki **NEC Corporation** Kugao Ohuchi **NEC Corporation** Intel Corporation

Olufemi Oluwafemi

Mike Osborn Advanced Micro Devices, Inc. Johathan Owen Advanced Micro Devices, Inc.

Ali Oztaskin Intel Corporation Shreeram Palghat Intel Corporation Marc Pegolotti ServerWorks, Inc. Henry Peng Intel Corporation Tony Pierce Microsoft Corporation Harshit Poladi Intel Corporation Jim Prijic **Intel Corporation** Dave Puffer Intel Corporation Duane Quiet Intel Corporation Jeffrey D. Rabe **Intel Corporation** Kianoush Rahbar **Intel Corporation** Guru Rajamani Intel Corporation Ramesh Raman LSI Logic Corporation Todd Rasmus **IBM** Corporation

Ramakrishna Reddy
Dick Reohr
Intel Corporation
Curtis Ridgeway
LSI Logic Corporation
LSI Logic Corporation
Dwight Riley
Hewlett-Packard Company
Chris Runhaar
Rajanataraj S.
LSI Logic Corporation
LSI Logic Corporation
NVidia Corporation
Devang Sachdev

Bill Sauber Dell Computer Corporation

Joe SchaeferIntel CorporationDaren SchmidtIntel CorporationMark SchmisseurIntel CorporationZale SchoenbornIntel Corporation

Rick Schuckle Dell Computer Corporation Richard Schumacher Hewlett-Packard Company

Tudor Secasiu Intel Corporation

Kevin Senohrabek Advanced Micro Devices, Inc.

Prashant Sethi Intel Corporation
Ankur Shah Intel Corporation
Vasudevan Shanmugasundaram Intel Corporation
Wesley Shao Sun Microsystems, Inc.
Charlie Shaver Hewlett-Packard Company

John Sheplock **IBM** Corporation Mark Shillingburg Agilent Technologies nVidia Corporation Bill Sims Shamnad SN LSI Logic Corporation Intel Corporation Gary Solomon Gao Song **IDT** Corporation Stan Stanski **IBM** Corporation Ron Swartz **Intel Corporation** Miki Takahashi **NEC Corporation** 

Gerry Talbot Advanced Micro Devices, Inc. Anthony Tam Advanced Micro Devices, Inc.

Matthew Tedone LSI Logic Corporation

Grigori Temkine Advanced Micro Devices, Inc.

Peter Teng **NEC Corporation** Bruce Tennant Intel Corporation Andrew Thornton Microsoft Corporation Alok Tripathi Intel Corporation William Tsu nVidia Corporation Arie van der Hoeven Microsoft Corporation Andrew Vargas Intel Corporation Robertson Velez ATI Technologies Inc Archana Vasudevan LSI Logic Corporation Kiran Velicheti Intel Corporation Balaji Vembu **Intel Corporation** 

Gary Verdun Dell Computer Corporation

Divya Vijayaraghavan Altera Corporation Ravindra Viswanath LSI Logic Corporation Pete D. Vogt Intel Corporation Andrew Volk Intel Corporation Mahesh Wagh Intel Corporation Clint Walker Intel Corporation Davis Walker Microsoft Corporation Hui Wang **IDT** Corporation Dan Wartski **Intel Corporation** Eric Wehage **Intel Corporation** 

Dong Wei Hewlett-Packard Company

Amir Wiener Intel Corporation Marc Wells Intel Corporation Bryan White **Intel Corporation** Paul Whittemore Sun Microsystems, Inc. Theodore L. Willke Intel Corporation Dawn Wood Intel Corporation David Wooten Microsoft Corporation Zhi Wong Altera Corporation William Wu **Broadcom Corporation** Liu Xin **IDT** Corporation

Dan Yaklin Texas Instruments Incorporated

Howard Yan Intel Corporation
Al Yanes IBM Corporation

Gin Yee Advanced Micro Devices, Inc.

Ahmed Younis Xilinx, Inc.

Dave Zenz Dell Computer Corporation

Shubing Zhai IDT Corporation