EagleGo V2.0

PAGE01 00 TOP
PAGE02 01 FPGA_BANK0
PAGE03 02 FPGA_BANK13_NC
PAGE04 03 FPGA_BANK34_35
PAGE05 04 FPGA_BANK500_501
PAGE06 05 FPGA_BANK502
PAGE07 06 FPGA_POWER
PAGE08 07 DDR3L
PAGE09 08 FLASH
PAGE10 09 LAN
PAGE11 10 USB
PAGE12 11 PIO
PAGE13 12 HDMI
PAGE14 13 CONFIG
PAGE15 14 SYS POWER

power on sequence
1 1.0V-1.8V-3.3V &1.35V

Title	V3BEST EagleGo	
Size A4	Document Number 00 TOP	Rev V2.0
Date: Wednesday, July 20, 2016	Sheet 1 of 15	



Title	V3BEST EagleGo	
Size A4	Document Number 01 FPGA_BANK0	Rev V2.0
Date: Wednesday, July 20, 2016	Sheet 2 of 15	



Title	V3BEST EagleGo	
Size A4	Document Number 02 FPGA_BANK13_NC	Rev V2.0
Date: Wednesday, July 20, 2016	Sheet 3 of 15	


5
4
3
2
1
D
C
B
A
U1-2
BANK34
IO_0_34 R19 CMOS_TRG
IO_L1P_T0_34 T11 USER_D2
IO_L1N_T0_34 T10 USER_D1
IO_L2P_T0_34 T12 USER_D11
IO_L2N_T0_34 U12 USER_D3
IO_L3P_T0_DQS_PUDC_B_34 U13 FPGA_PUDC
IO_L3N_T0_DQS_34 V13 USER_D9
IO_L4P_T0_34 V12 USER_D4
IO_L4N_T0_34 W13 USER_D8
IO_L5P_T0_34 T14 USER_D10
IO_L5N_T0_34 T15 USER_D5
IO_L6P_T0_34 P14 USER_D0
IO_L6N_T0_VREF_34 R14 USER_D13
IO_L7P_T1_34 Y16 CMOS_D1
IO_L7N_T1_34 Y17 CMOS_D2
IO_L8P_T1_34 W14 USER_D6
IO_L8N_T1_34 Y14 USER_D7
IO_L9P_T1_DQS_34 T16 CMOS_D0
IO_L9N_T1_DQS_34 U17 CMOS_D9
IO_L10P_T1_34 V15 CMOS_D5
IO_L10N_T1_34 W15 CMOS_D3
IO_L11P_T1_SRCC_34 U14
IO_L11N_T1_SRCC_34 U15
IO_L12P_T1_MRCC_34 U18 CMOS_PCLK
IO_L12N_T1_MRCC_34 U19
IO_L13P_T2_MRCC_34 N18 MCLK
IO_L13N_T2_MRCC_34 P19
IO_L14P_T2_SRCC_34 N20 CMOS_ND2
IO_L14N_T2_SRCC_34 P20 CMOS_STROBE
IO_L15P_T2_DQS_34 T20 CMOS_VS
IO_L15N_T2_DQS_34 U20 CMOS_RST
IO_L16P_T2_34 V20 CMOS_ND1
IO_L16N_T2_34 W20 CMOS_D10
IO_L17P_T2_34 Y18 CMOS_D7
IO_L17N_T2_34 Y19 CMOS_D6
IO_L18P_T2_34 V16 CMOS_D8
IO_L18N_T2_34 W16 CMOS_D4
IO_L19P_T3_34 R16 USER_D12
IO_L19N_T3_VREF_34 R17 CMOS_HS
IO_L20P_T3_34 T17 CMOS_D11
IO_L20N_T3_34 R18 CMOS_IR
IO_L21P_T3_DQS_34 V17 CMOS_ND3
IO_L21N_T3_DQS_34 V18 CMOS_ND4
IO_L22P_T3_34 W18 CMOS_ND5
IO_L22N_T3_34 W19 CMOS_ND6
IO_L23P_T3_34 N17 CMOS_ND7
IO_L23N_T3_34 P18
IO_L24P_T3_34 P15
IO_L24N_T3_34 P16
IO_25_34 T19 PUSH
XC7Z010CLG400
FPGA_PUDC
4.7K
RF1
DGND
U1-3
BANK35
IO_0_35 G14
IO_L1P_T0_AD0P_35 C20 XADC_AD0P
IO_L1N_T0_AD0N_35 B20 XADC_AD0N
IO_L2P_T0_AD8P_35 B19
IO_L2N_T0_AD8N_35 A20
IO_L3P_T0_DQS_AD1P_35 E17 XADC_AD1P
IO_L3N_T0_DQS_AD1N_35 D18 XADC_AD1N
IO_L4P_T0_35 D19 HDMI_SCL
IO_L4N_T0_35 D20 HDMI_SDA
IO_L5P_T0_AD9P_35 E18 HDMI_HPD
IO_L5N_T0_AD9N_35 E19 HDMI_OUT_EN
IO_L6P_T0_35 F16 USER_RST
IO_L6N_T0_VREF_35 F17
IO_L7P_T1_AD2P_35 M19 XADC_AD3P
IO_L7N_T1_AD2N_35 M20 XADC_AD3N
IO_L8P_T1_AD10P_35 M17
IO_L8N_T1_AD10N_35 M18
IO_L9P_T1_DQS_AD3P_35 L19 XADC_AD2P
IO_L9N_T1_DQS_AD3N_35 L20 XADC_AD2N
IO_L10P_T1_AD11P_35 K19 CMOS_I2C_SCL
IO_L10N_T1_AD11N_35 J19 CMOS_I2C_SDA
IO_L11P_T1_SRCC_35 L16
IO_L11N_T1_SRCC_35 L17
IO_L12P_T1_MRCC_35 K17 HDMI_CLK+
IO_L12N_T1_MRCC_35 K18 HDMI_CLK-
IO_L13P_T2_MRCC_35 H16 HDMI_IO2+
IO_L13N_T2_MRCC_35 H17 HDMI_IO2-
IO_L14P_T2_AD4P_SRCC_35 J18 HDMI_IO1+
IO_L14N_T2_AD4N_SRCC_35 H18 HDMI_IO1-
IO_L15P_T2_DQS_AD12P_35 F19 HDMI_IO0+
IO_L15N_T2_DQS_AD12N_35 F20 HDMI_IO0-
IO_L16P_T2_35 G17
IO_L16N_T2_35 G18 LEDG1
IO_L17P_T2_AD5P_35 J20 LEDG2
IO_L17N_T2_AD5N_35 H20 LEDG3
IO_L18P_T2_AD13P_35 G19
IO_L18N_T2_AD13N_35 G20 LEDG0
IO_L19P_T3_35 H15
IO_L19N_T3_VREF_35 G15
IO_L20P_T3_AD6P_35 K14 XADC_AD6P
IO_L20N_T3_AD6N_35 J14 XADC_AD6N
IO_L21P_T3_DQS_AD14P_35 N15
IO_L21N_T3_DQS_AD14N_35 N16
IO_L22P_T3_AD7P_35 L14 XADC_AD7P
IO_L22N_T3_AD7N_35 L15 XADC_AD7N
IO_L23P_T3_35 M14
IO_L23N_T3_35 M15
IO_L24P_T3_AD15P_35 K16
IO_L24N_T3_AD15N_35 J16
IO_25_35 J15
XC7Z010CLG400
USER_D[13:0]
USER_RST
USER_D[13:0]
USER_RST
PUSH
MCLK
PUSH
MCLK
LEDG[3:0]
LEDG[3:0]
CMOS_D[11:0]
CMOS_PCLK
CMOS_HS
CMOS_VS
CMOS_RST
CMOS_TRG
CMOS_STROBE
CMOS_IR
CMOS_ND1
CMOS_ND2
CMOS_ND3
CMOS_ND4
CMOS_ND5
CMOS_ND6
CMOS_ND7
CMOS_I2C_SCL
CMOS_I2C_SDA
CMOS_D[11:0]
CMOS_PCLK
CMOS_HS
CMOS_VS
CMOS_RST
CMOS_TRG
CMOS_STROBE
CMOS_IR
CMOS_ND1
CMOS_ND2
CMOS_ND3
CMOS_ND4
CMOS_ND5
CMOS_ND6
CMOS_ND7
CMOS_I2C_SCL
CMOS_I2C_SDA
HDMI_IO2+
HDMI_IO2-
HDMI_IO1+
HDMI_IO1-
HDMI_IO0+
HDMI_IO0-
HDMI_CLK+
HDMI_CLK-
HDMI_SCL
HDMI_SDA
HDMI_HPD
HDMI_OUT_EN
HDMI_IO2+
HDMI_IO2-
HDMI_IO1+
HDMI_IO1-
HDMI_IO0+
HDMI_IO0-
HDMI_CLK+
HDMI_CLK-
HDMI_SCL
HDMI_SDA
HDMI_HPD
HDMI_OUT_EN
XADC_AD0P
XADC_AD0N
XADC_AD1P
XADC_AD1N
XADC_AD2P
XADC_AD2N
XADC_AD3P
XADC_AD3N
XADC_AD6P
XADC_AD6N
XADC_AD7P
XADC_AD7N
XADC_AD0P
XADC_AD0N
XADC_AD1P
XADC_AD1N
XADC_AD2P
XADC_AD2N
XADC_AD3P
XADC_AD3N
XADC_AD6P
XADC_AD6N
XADC_AD7P
XADC_AD7N
V3BEST
Title
EagleGo
Size
A4
Document Number
03 FPGA_BANK34_35
Rev
V2.0
Date:
Wednesday, July 20, 2016
Sheet
4
of
15

5
4
3
2
1
D
C
B
A
U1-5
BANK500
PS_CLK_500
PS_POR_B_500
PS_MIO0_500
PS_MIO1_500
PS_MIO2_500
PS_MIO3_500
PS_MIO4_500
PS_MIO5_500
PS_MIO6_500
PS_MIO7_500
PS_MIO8_500
PS_MIO9_500
PS_MIO10_500
PS_MIO11_500
PS_MIO12_500
PS_MIO13_500
PS_MIO14_500
PS_MIO15_500
E7 PS_CLK
C7 PS_POR#
E6 MIO0
A7
B8 MIO2
D6 MIO3
B7 MIO4
A6 MIO5
A5 MIO6
D8 MIO7
D5 MIO8
B5
E9
C6
D9
E8
C5 USER_SCL
C8 USER_SDA
XC7Z010CLG400
U1-6
BANK501
PS_MIO_VREF_501
PS_SRST_B_501
PS_MIO16_501
PS_MIO17_501
PS_MIO18_501
PS_MIO19_501
PS_MIO20_501
PS_MIO21_501
PS_MIO22_501
PS_MIO23_501
PS_MIO24_501
PS_MIO25_501
PS_MIO26_501
PS_MIO27_501
PS_MIO28_501
PS_MIO29_501
PS_MIO30_501
PS_MIO31_501
PS_MIO32_501
PS_MIO33_501
PS_MIO34_501
PS_MIO35_501
PS_MIO36_501
PS_MIO37_501
PS_MIO38_501
PS_MIO39_501
PS_MIO40_501
PS_MIO41_501
PS_MIO42_501
PS_MIO43_501
PS_MIO44_501
PS_MIO45_501
PS_MIO46_501
PS_MIO47_501
PS_MIO48_501
PS_MIO49_501
PS_MIO50_501
PS_MIO51_501
PS_MIO52_501
PS_MIO53_501
E11 PS_MIO_VREF
B10 PS_SRST#
A19 PHY_TX_CLK
E14 PHY_TXD0
B18 PHY_TXD1
D10 PHY_TXD2
A17 PHY_TXD3
F14 PHY_TX_CTRL
B17 PHY_RX_CLK
D11 PHY_RXD0
A16 PHY_RXD1
F15 PHY_RXD2
A15 PHY_RXD3
D13 PHY_RX_CTRL
C16 USB_DATA4
C13 USB_DIR
C15 USB_STP
E16 USB_NXT
A14 USB_DATA0
D15 USB_DATA1
A12 USB_DATA2
F12 USB_DATA3
A11 USB_CLKOUT
A10 USB_DATA5
E13 USB_DATA6
C18 USB_DATA7
D14 SD_CLK
C17 SD_CMD
E12 SD_DAT0
A9 SD_DAT1
F13 SD_DAT2
B15 SD_DAT3
D16 UART0_RX
B14 UART0_TX
B12 USB_RESET
C12
B13
B9
C10 PHY_MDC
C11 PHY_MDIO
XC7Z010CLG400
PS_MIO_VREF
PS_MIO_VREF
PS_MIO_VREF
RF2 10K
RF3 10K
CF3 0.47uF
DGND
1.8V
DGND
set to 0.9V with VCCO_MIO1 at 1.8V.
In any other case, tie to VCCO_MIO1
PS_CLK
PS_POR#
PS_SRST#
MIO0
MIO2
MIO3
MIO4
MIO5
MIO6
MIO7
MIO8
PHY_RXD[3:0]
PHY_TXD[3:0]
PHY_RX_CLK
PHY_TX_CLK
PHY_RX_CTRL
PHY_TX_CTRL
PHY_MDIO
PHY_MDC
SD_CMD
SD_CLK
SD_DAT[3:0]
UART0_TX
UART0_RX
USB_DATA[7:0]
USB_CLKOUT
USB_STP
USB_NXT
USB_DIR
USB_RESET
USER_SCL
USER_SDA
V3BEST
Title
EagleGo
Size
A4
Document Number
04 FPGA_BANK500_501
Rev
V2.0
Date:
Wednesday, July 20, 2016
Sheet
5
of
15



PS_DDR3_DQ[31:0] — PS_DDR3_DQ[31:0]

PS_DDR3_DQS3_N — PS_DDR3_DQS3_N
PS_DDR3_DQS3_P — PS_DDR3_DQS3_P
PS_DDR3_DQS2_N — PS_DDR3_DQS2_N
PS_DDR3_DQS2_P — PS_DDR3_DQS2_P
PS_DDR3_DQS1_N — PS_DDR3_DQS1_N
PS_DDR3_DQS1_P — PS_DDR3_DQS1_P
PS_DDR3_DQS0_N — PS_DDR3_DQS0_N
PS_DDR3_DQS0_P — PS_DDR3_DQS0_P
PS_DDR3_DM[3:0] — PS_DDR3_DM[3:0]

PS_DDR3_RAS_B — PS_DDR3_RAS_B
PS_DDR3_CAS_B — PS_DDR3_CAS_B
PS_DDR3_WE_B — PS_DDR3_WE_B
PS_DDR3_CKE — PS_DDR3_CKE
PS_DDR3_CS_B — PS_DDR3_CS_B
PS_DDR3_ODT — PS_DDR3_ODT
PS_DDR3_CLK_N — PS_DDR3_CLK_N
PS_DDR3_CLK_P — PS_DDR3_CLK_P
PS_DDR3_RESET_B — PS_DDR3_RESET_B

PS_DDR3_BA[2:0] — PS_DDR3_BA[2:0]
PS_DDR3_A[14:0] — PS_DDR3_A[14:0]

Title	V3BEST EagleGo	
Size A4	Document Number 05 FPGA_BANK502	Rev V2.0
Date: Wednesday, July 20, 2016	Sheet 6 of 15	


5
4
3
2
1
D
C
B
A
U1-9
1.0V
VCCINT
VCCINT1 G13
VCCINT2 H12
VCCINT3 J13
VCCINT4 K12
VCCINT5 L13
VCCINT6 M12
VCCINT7 N13
VCCINT8 P12
VCCINT9 R13
VCCPINT
VCCPINT1 G7
VCCPINT2 J7
VCCPINT3 L7
VCCPINT4 N7
VCCPINT5 P8
VCCPINT6 R7
BRAM
VCCBRAM1 G11
VCCBRAM2 H10
XC7Z010CLG400
U1-10
1.8V
VCCAUXVCCAUX
VCCAUX1 J11
VCCAUX2 L11
VCCAUX3 N9
VCCAUX4 P10
VCCAUX5 R9
VCCAUX6 N11
VCCPAUXVCCPAUX
VCCPAUX1 G9
VCCPAUX2 F8
VCCPAUX3 H8
VCCPAUX4 K8
VCCPAUX5 M8
PLL
VCCPLL G8 VCCPLL
XC7Z010CLG400
U1-11
3.3V
VCCO_PL
VCCO_0 K6
VCCO_13_1 T8
VCCO_13_2 U11
VCCO_13_3 W7
VCCO_13_4 Y10
VCCO_34_1 N19
VCCO_34_2 R15 3.3V
VCCO_34_3 T18
VCCO_34_4 V14
VCCO_34_5 W17
VCCO_34_6 Y20
VCCO_35_1 C19
VCCO_35_2 F18 3.3V
VCCO_35_3 H14
VCCO_35_4 J17
VCCO_35_5 K20
VCCO_35_6 M16
XC7Z010CLG400
U1-12
3.3V
VCCO_PS
VCCO_MIO0_500_1 B6
VCCO_MIO0_500_2 D7
VCCO_MIO1_501_1 A13
VCCO_MIO1_501_2 B16 1.8V
VCCO_MIO1_501_3 D12
VCCO_MIO1_501_4 E15
VCCO_DDR_502_1 A3
VCCO_DDR_502_2 D2 1.35V
VCCO_DDR_502_3 E5
VCCO_DDR_502_4 G1
VCCO_DDR_502_5 H4
VCCO_DDR_502_6 L3
VCCO_DDR_502_7 P2
VCCO_DDR_502_8 R5
VCCO_DDR_502_9 U1
VCCO_DDR_502_10 V4
PS_DDR_VREF0_502 H6
PS_DDR_VREF1_502 P6 VTTVREF
XC7Z010CLG400
U1-8
GND
L18 GND1 A8
M1 GND31 GND2 A18
M7 GND32 GND3 B1
M11 GND33 GND4 B11
M13 GND34 GND5 C4
N4 GND35 GND6 C14
N8 GND36 GND7 K11
N10 GND37 GND8 D17
N12 GND38 GND9 E10
N14 GND39 GND10 E20
P7 GND40 GND11 F3
P9 GND41 GND12 F7
P11 GND42 GND13 G10
P13 GND43 GND14 G12
P17 GND44 GND15 G16
R8 GND45 GND16 H7
R12 GND46 GND17 H9
R20 GND47 GND18 H11
T3 GND48 GND19 H13
T7 GND49 GND20 H19
T13 GND50 GND21 J2
U6 GND51 GND22 J8
U16 GND52 GND23 J12
V9 GND53 GND24 K5
V19 GND54 GND25 K7
W2 GND55 GND26 C9
W12 GND56 GND27 K13
Y5 GND57 GND28 K15
Y15 GND58 GND29 L8
GND59 GND30 L12
XC7Z010CLG400
DGND
VCCINT
1.0V
ECF1 CF4 CF5 CF6 CF7 CF8
22uF 4.7uF 4.7uF 0.47uF 0.47uF 0.47uF
VCCAUX
1.8V
ECF2 CF9 CF10 CF11
22uF 4.7uF 0.47uF 0.47uF
VCCO0
3.3V
CF12 CF13
4.7uF 0.47uF
VCC_500
3.3V
ECF3 CF14 CF15 CF16
22uF 4.7uF 0.47uF 0.47uF
VCCPINT
1.0V
ECF4 CF17 CF18 CF19 CF20 CF21 CF22 CF23 CF24
22uF 4.7uF 4.7uF 4.7uF 0.47uF 0.47uF 0.47uF 0.47uF 0.47uF
VCCPAUX
1.8V
ECF5 CF25 CF26 CF27 CF28 CF29
22uF 4.7uF 4.7uF 0.47uF 0.47uF 0.47uF
VCCO13
3.3V
ECF6 CF30 CF31 CF32 CF33 CF34
22uF 4.7uF 4.7uF 4.7uF 0.47uF 0.47uF
VCC_501
1.8V
ECF7 CF35 CF36 CF37 CF38 CF39
22uF 4.7uF 4.7uF 0.47uF 0.47uF 0.47uF
VCCBRAM
1.0V
ECF8 CF40 CF41 CF42
22uF 4.7uF 0.47uF 0.47uF
VCCPLL
FBF2
1.8V
1
BLM21P221SN
2
CF43
4.7uF
VCCO34
3.3V
ECF9 CF44 CF45 CF46 CF47 CF48 CF49 CF50 CF51
22uF 4.7uF 4.7uF 4.7uF 0.47uF 0.47uF 0.47uF 0.47uF 0.47uF
VCC_502
1.35V
ECF10 CF52 CF53 CF54 CF55 CF56 CF57 CF58 CF59 CF60 CF61
22uF 4.7uF 4.7uF 4.7uF 0.47uF 0.47uF 0.47uF 0.47uF 0.47uF 0.47uF 0.47uF
VCCO35
3.3V
ECF11 CF62 CF63 CF64 CF65 CF66 CF67 CF68 CF69
22uF 4.7uF 4.7uF 4.7uF 0.47uF 0.47uF 0.47uF 0.47uF 0.47uF
VTTVREF
CF70
4.7uF
VTTVREF
CF71
0.47uF
V3BEST
Title
EagleGo
Size
A4
Document Number
06 FPGA_POWER
Rev
V2.0
Date:
Wednesday, July 20, 2016
Sheet
7
of
15


5
4
3
2
1
D
C
B
A
UM1
UM2
MT41K128M16JT
1.35V
VTTVREF
DGND
VDD1
VDD2
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDD9
VDDQ1
VDDQ2
VDDQ3
VDDQ4
VDDQ5
VDDQ6
VDDQ7
VDDQ8
VDDQ9
VREFCA
VREFDQ
VSSQ1
VSSQ2
VSSQ3
VSSQ4
VSSQ5
VSSQ6
VSSQ7
VSSQ8
VSSQ9
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
NC1
NC2
NC3
NC4
NC5
CS#
WE#
RAS#
CAS#
CK
CK#
CKE
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14_NC6
BA0
BA1
BA2
RST#
ODT
LDM
UDM
LDQS
LDQS#
UDQS
UDQS#
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
ZQ
PS_DDR3_CS_B
PS_DDR3_WE_B
PS_DDR3_RAS_B
PS_DDR3_CAS_B
PS_DDR3_CLK_P
PS_DDR3_CLK_N
PS_DDR3_CKE
PS_DDR3_A0
PS_DDR3_A1
PS_DDR3_A2
PS_DDR3_A3
PS_DDR3_A4
PS_DDR3_A5
PS_DDR3_A6
PS_DDR3_A7
PS_DDR3_A8
PS_DDR3_A9
PS_DDR3_A10
PS_DDR3_A11
PS_DDR3_A12
PS_DDR3_A13
PS_DDR3_A14
PS_DDR3_BA0
PS_DDR3_BA1
PS_DDR3_BA2
PS_DDR3_RESET_B
PS_DDR3_ODT
PS_DDR3_DM0
PS_DDR3_DM1
PS_DDR3_DQS0_P
PS_DDR3_DQS0_N
PS_DDR3_DQS1_P
PS_DDR3_DQS1_N
PS_DDR3_DQ0
PS_DDR3_DQ1
PS_DDR3_DQ2
PS_DDR3_DQ3
PS_DDR3_DQ4
PS_DDR3_DQ5
PS_DDR3_DQ6
PS_DDR3_DQ7
PS_DDR3_DQ8
PS_DDR3_DQ9
PS_DDR3_DQ10
PS_DDR3_DQ11
PS_DDR3_DQ12
PS_DDR3_DQ13
PS_DDR3_DQ14
PS_DDR3_DQ15
RM4
240
PS_DDR3_DM2
PS_DDR3_DM3
PS_DDR3_DQS2_P
PS_DDR3_DQS2_N
PS_DDR3_DQS3_P
PS_DDR3_DQS3_N
PS_DDR3_DQ16
PS_DDR3_DQ17
PS_DDR3_DQ18
PS_DDR3_DQ19
PS_DDR3_DQ20
PS_DDR3_DQ21
PS_DDR3_DQ22
PS_DDR3_DQ23
PS_DDR3_DQ24
PS_DDR3_DQ25
PS_DDR3_DQ26
PS_DDR3_DQ27
PS_DDR3_DQ28
PS_DDR3_DQ29
PS_DDR3_DQ30
PS_DDR3_DQ31
RM5
PS_DDR3_DQ[31:0]
PS_DDR3_DQS3_N
PS_DDR3_DQS3_P
PS_DDR3_DQS2_N
PS_DDR3_DQS2_P
PS_DDR3_DQS1_N
PS_DDR3_DQS1_P
PS_DDR3_DQS0_N
PS_DDR3_DQS0_P
PS_DDR3_DM[3:0]
PS_DDR3_RAS_B
PS_DDR3_CAS_B
PS_DDR3_WE_B
PS_DDR3_CKE
PS_DDR3_CS_B
PS_DDR3_ODT
PS_DDR3_CLK_N
PS_DDR3_CLK_P
PS_DDR3_RESET_B
PS_DDR3_BA[2:0]
PS_DDR3_A[14:0]
RM1
RM2
RM3
10K
10K
80.6
CM1
CM2
CM3
CM4
CM5
CM6
CM7
CM8
CM9
CM10
CM11
CM12
CM13
CM14
CM15
CM16
CM17
CM18
CM19
CM20
CM21
CM22
CM23
CM24
CM25
CM26
CM27
CM28
CM29
CM30
CM31
CM32
CM33
CM34
CM35
CM36
CM37
CM38
0.47uF
4.7uF
ECM1
ECM2
ECM3
ECM4
ECM5
ECM6
22uF
V3BEST
EagleGo
07 DDR3L
Size
A4
Document Number
Rev
V2.0
Date:
Wednesday, July 20, 2016
Sheet
8
of
15







Title	V3BEST EagleGo	
Size A4	Document Number 08 FLASH	Rev V2.0
Date: Wednesday, July 20, 2016	Sheet 9 of 15	



Title	V3BEST EagleGo
Size	A4
Document Number	09 LAN
Rev	V2.0
Date:	Wednesday, July 20, 2016
Sheet	10 of 15



Title	V3BEST EagleGo
Size	A4
Document Number	10 USB
Rev	V2.0
Date:	Wednesday, July 20, 2016
Sheet	11 of 15


5
4
3
2
1
D
C
B
A
PUSH
RW1
4.7K
3.3V
PUSH
SW1
DGND
LEDG0
LEDG1
LEDG2
LEDG3
RE1
RE2
RE3
RE4
510
DD1
DD2
DD3
DD4
LED
XADC_AD0N
XADC_AD1N
XADC_AD2N
XADC_AD3N
XADC_AD6N
XADC_AD7N
RT13
RT14
RT15
RT16
RT17
RT18
0 1%
J1-1
DIGITAL
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13
USER_D0
USER_D1
USER_D2
USER_D3
USER_D4
USER_D5
USER_D6
USER_D7
USER_D8
USER_D9
USER_D10
USER_D11
USER_D12
USER_D13
MICROADUINO
J1-2
ANALOG
A0
A1
A2
A3
SDA
SCL
A6
A7
USER_SDA
USER_SCL
RT1 4.02K 1%
RT3 4.02K 1%
RT5 4.02K 1%
RT7 4.02K 1%
RT9 4.02K 1%
RT14.02K 1%
XADC_AD0P
XADC_AD1P
XADC_AD2P
XADC_AD3P
XADC_AD6P
XADC_AD7P
RT2 1K 1%
RT4 1K 1%
RT6 1K 1%
RT8 1K 1%
RT10 1K 1%
RT12 1K 1%
MICROADUINO
J1-3
PWR
REF
RST
GND
3V3
5V
RT19 NC
USER_RST
DGND
3.3V
5V
MICROADUINO
【 USB UART 】
UU1
CU1
0.47uF
5V
3.3V
CU2
0.47uF
DU+
DU-
RU1
4.7K
REGIN
VBUS
VDD
VIO
D+
D-
RST#
TXD_O
RXD_I
CTS
RTS
DSR
DTR
DCD
RI
SUS
SUS#
NC1
NC2
NC3
NC4
GPIO3
GPIO2
GPIO1
GPIO0
NC9
NC10
GND1
CNR_GND
CTR_GND
UART0_RX
UART0_TX
CP2103-GM
DU1
BAT54S
DU2
BAT54S
DGND
JU1
MicroUSB
VB
D-
D+
ID
SH1
SH2
G1
G2
G3
G4
G5
X1
X2
VCC OUT
GND NC
33.3333MHz
50MHz
CX1
CX2
0.47uF
333
RX1
RX2
PS_CLK
MCLK
FPC_0.5MM_40
JV1
CMOS_D0
CMOS_D1
CMOS_ND3
CMOS_D2
CMOS_D3
CMOS_D4
CMOS_D5
CMOS_ND4
CMOS_D6
CMOS_D7
CMOS_D8
CMOS_D9
CMOS_ND5
CMOS_D10
CMOS_D11
CMOS_PCLK
CMOS_HS
CMOS_ND6
CMOS_VS
CMOS_ND7
CMOS_IR
CMOS_I2C_SCL
CMOS_ND1
CMOS_I2C_SDA
CMOS_RST
CMOS_ND2
CMOS_TRG
CMOS_STROBE
LEDG[3:0]
PUSH
MCLK
PS_CLK
UART0_TX
UART0_RX
USER_RST
USER_D[13:0]
CMOS_D[11:0]
CMOS_PCLK
CMOS_HS
CMOS_VS
CMOS_RST
CMOS_TRG
CMOS_STROBE
CMOS_I2C_SCL
CMOS_I2C_SDA
CMOS_IR
CMOS_ND1
CMOS_ND2
CMOS_ND3
CMOS_ND4
CMOS_ND5
CMOS_ND6
CMOS_ND7
USER_SCL
USER_SDA
XADC_AD0P
XADC_AD0N
XADC_AD1P
XADC_AD1N
XADC_AD2P
XADC_AD2N
XADC_AD3P
XADC_AD3N
XADC_AD6P
XADC_AD6N
XADC_AD7P
XADC_AD7N
V3BEST
Title
EagleGo
Size
A4
Document Number
11 PIO
Rev
V2.0
Date:
Wednesday, July 20, 2016
Sheet
12
of
15



Title	V3BEST EagleGo	
Size A4	Document Number 12 HDMI	Rev V2.0
Date: Wednesday, July 20, 2016	Sheet 13 of 15	



	MIO[6]	MIO[5]	MIO[4]	MIO[3]
JTAG		0	0	0
SD		1	1	0
PLL Used	0			
PLL Bypassed	1			

MIO Bank1 Voltage
MIO8 0 2.5 V, 3.3 V
MIO8 1 1.8 V

Title	V3BEST EagleGo
Size	A4
Document Number	13 CONFIG
Rev	V2.0
Date:	Wednesday, July 20, 2016
Sheet	14 of 15


UP1
ADP5054ACPZ-R7
IRF7313
QP1
QP2
BSS123
DDP1
DDR3_VREF
V3BEST
EagleGo
14 SYS POWER
Title
Size A4
Document Number
Rev V2.0
Date: Wednesday, July 20, 2016
Sheet 15 of 15