Implementation of Unipolar and Polar Line Encoding Techniques with MIPS in VHDL

Reginald Geoffrey L. Bayeta IV
Electronics and Communication Department
De La Salle University - Manila
Manila, Philippines
reginald_geoffrey_bayetaiv@dlsu.edu.ph

Isaiah Jassen L. Tupal
Electronics and Communication Department
De La Salle University - Manila
Manila, Philippines
isaiah_tupal@dlsu.edu.ph

Abstract—MIPS or Microprocessor without Interlocked Piped States is a general-purpose computer architecture that requires single cycle to execute and a single chip to implement. A useful feature to include in this architecture is line encoding as transmission of data is a ubiquitous feature of electronic devices. With this in mind, an implementation of MIPS computer with select Line Encoding techniques was developed using Vivado and VHDL. Line encoding techniques are Unipolar and polar techniques. Based on the result of the simulation, it can be said that the system accurately encodes the data from the computer. Furthermore, it was found that the execution time is directly correlated to the log of the data string to be encoded. Although successful, the system still has room for improvement such as the use of flags.

Keywords—MIPS, Computer architecture, line coding, VHDL Computer organization

I. INTRODUCTION

MIPS or the Microprocessor without Interlocked Piped Stages is a general-purpose microprocessor architecture that is developed for single VLSI chip implementation. The objective of developing this design is high compiled code execution performance. When it was developed in the 80s, it differed from it contemporizes that followed the trend of computer architecture. [1] This architecture is also a popular model for teaching computer architecture to students due to its instruction set having a simple structure and low barrier for learning. In additional to that, this architecture demonstrates the relationship between high- and low-level languages with ease. [2] The MIPS architecture is a single cycle architecture, and its instruction memory and data memory are separated. The architecture of this model is shown in Figure 1.




Fig. 1. MIPS architecture [3]

The idea now for this architecture is to add data transmission features for other components to communicate to the MIPS architecture. This feature is a concept in Data

communication, which is any procedure that lets information flow from sender to receivers in electronic systems [4]. Currently, information being passed around in text, numbers, images, and other file formats are represented as sequences of bits encoded and sent from a transmitter then received and decoded by the receiver as shown in Figure 2.




Fig. 2. Data communication

The encoded signal has the following properties: signal level, pulse rate, spectrum, error detection and correction, noise immunity, and complexity [4]. This encoding or *Line Encoding* must be selected with the data at hand in mind, and the features of the hardware such as bandwidth and self-synchronization [4]. This paper presents unipolar and polar line encoding schemes with MIPS in VHDL. The objective of the paper is to create a line encoding module that will encode a serial input with the select line coding techniques. The next is to combine the module with the MIPS architecture and to test if it can encode data from a register. Lastly, it is important that the performance of the computer be tested by measuring the clock cycles given the data string to be encoded.

A. Unipolar

In a unipolar scheme, the output signal levels are either above or below of the time axis. Signal levels can be represented by positive or zero (or negative).

1. Non-Return-To-Zero (NRZ)

NRZ coding is the most common line coding scheme as it is easy to engineer, and it makes good use of bandwidth. The known issue of NRZ is its lack of synchronization capability and it has DC component making it undesirable for signal transmission.

a. NRZ-Level (NRZL)

In NRZL, voltage is constant during bit interval and no transition occurs; zero voltage at bit '0' and constant positive voltage at bit '1'. In some implementation, negative voltage is used for bit '0'. This

coding scheme is widely used in digital logic systems [4].

b. NRZ-Mark (NRZM)

In NRZM, transition occurs when bit '1' (mark) is handled and bit '0' accounts for no transition. NRZM is also known as differential NRZ encoding and is primarily used in magnetic recording [4].

c. NRZ-Space (NRZS)

NRZS is the opposite of NRZM; signal transition occurs at bit '0' (space) and bit '1' indicates no transition.

2. Return to Zero (RZ)

RZ is like NRZL where '0' is represented by absence of pulse, but '1' in this coding scheme is represented by two half-bit pulse (high to low) in one period. It is used in baseband transmission and magnetic recording [4].

B. Polar

In polar schemes, the voltages are on both sides of the time axis; '0' and '1' can be represented by both positive and negative levels.

1. NRZ and RZ

In polar NRZ and RZ, '0' is represented by negative voltage instead of no pulse.

Phase encoding

Phase encoding overcomes several limitations of NRZ wherein it has no baseline wandering and no DC component. Its known drawback is its high signal rate and bandwidth requirement compared to NRZ.

a. Biphase Level

In Biphase-L, bit '1' is represented by two half-bit pulse (high to low) in one period and low-to-high for bit '0'. It is used for magnetic recording and data communications. Reversing positions assigned for each bit will make Biphase-L to Manchester encoding [4].

b. Biphase Mark

In Biphase-M, transition occurs at the start of bit inverval. Bit '1' is represented by a second transition half a bit later, while '0' bit does not have a second transition [4].

c. Biphase Space

Biphase-S is the opposite of Biphase-M; Bit '0' is represented by a second transition half a bit later, while '1' bit does not have a second transition [4].

TABLE I. UNIPOLAR AND POLAR LINE CODING SCHEMES

Present State	Input bit/s	Output $(0 < t < \frac{T}{2})$	Output $(\frac{T}{2} < t < T)$	Next State
-	0 1	0 1	0	-
0	0	0	0	0
	State	State bit/s	State bit/s $(0 < t < \frac{\tau}{2})$	State bit/s $(0 < t < \frac{\tau}{2})$ $(\frac{\tau}{2} < t < T)$ 0 0

Line Coding Schemes	Present State	Input bit/s	Output $(0 < t < \frac{T}{2})$	Output $(\frac{T}{2} < t < T)$	Next State
	1	0	1	1	1
	1	1	0	0	0
	0	0	1	1	1
NRZS	0	1	0	0	0
INKZS	1	0	0	0	0
	1	0 1 1 0 0 1 1 1 0 0 0 0 0 1 1 1 0 0 1 1 1 1 0 0 0 1 1 0	1	1	
Dimboso I		0	0	1	
Biphase-L	-	1	1	0	-
	0	0	1	1	1
Biphase-M	0	1	1	0	0
Dipliase-W	1	0	0	0	0
	State bit/s	0	1	1	
	0	0	1	0	0
Dinhaga C	0	1	1	1	1
Biphase-S	1	0	0	1	1
	1	1	0	0	0
Unipolar RZ		0	0	0	
Ompolar KZ	-	1	1	0	-

II. COMPUTER ARCHITECTURE SPECIFICATION AND APPLICATION

A. Application Area

The MIPS architecture is made as a general-purpose computer. Hence it has a wide range of application from IoT devices to embedded systems. One thing is common for these applications: they all require some aspect of communication. It is this reason why the authors of this paper decided to add the line encoding functionality on the basic MIPS architecture. When adding this functionality, the simplicity of the implementation is also considered. The functionality of this feature is independent from any algorithm written in the instruction memory of the computer. Although, the algorithm must adapt to the feature such as waiting for the data to be fully encoded before sending another data for serial transmission.

B. Instruction Set Architecture

The instruction set of this computer is the same as the usual MIPS architecture as shown in figure 3.

Instruction	Example	Meaning	Comments
add	add \$s1.\$s2,\$s3	\$s1 = \$s2 + \$s3	Three register operands
subtract	sub \$s1.\$s2.\$s3	\$s1 = \$s2 - \$s3	Three register operands
add immediate	addi \$s1.\$s2.20	\$s1 = \$s2 + 20	Used to add constants
load word	1w \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Word from memory to register
store word	sw \$s1,20(\$s2)	Memory[\$52 + 20] = \$51	Word from register to memory
load half	1h \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
load half unsigned	1hu \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
store half	sh \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Halfword register to memory
load byte	1b \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
load byte unsigned	1bu \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
store byte	sb \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Byte from register to memory
load linked word	11 \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Load word as 1st half of atomic swap
store condition, word	sc \$s1,20(\$s2)	Memory[\$s2+20]=\$s1;\$s1=0 or 1	Store word as 2nd half of atomic swa
load upper immed.	lui \$s1.20	\$s1 = 20 * 2 ¹⁶	Loads constant in upper 16 bits
and	and \$s1,\$s2,\$s3	\$s1 = \$s2 & \$s3	Three reg. operands; bit-by-bit AND
or	or \$s1,\$s2,\$s3	\$s1 = \$s2 \$s3	Three reg. operands; bit-by-bit OR
nor	nor \$s1,\$s2,\$s3	\$s1 = ~ (\$s2 \$s3)	Three reg. operands; bit-by-bit NOR
and immediate	andi \$s1,\$s2,20	\$s1 = \$s2 & 20	Bit-by-bit AND reg with constant
or immediate	ori \$s1,\$s2,20	\$s1 = \$s2 20	Bit-by-bit OR reg with constant
shift left logical	sll \$s1,\$s2,10	\$51 = \$52 << 10	Shift left by constant
shift right logical	srl \$s1,\$s2,10	\$s1 = \$s2 >> 10	Shift right by constant
branch on equal	beq \$s1,\$s2,25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch
branch on not equal	bne \$s1.\$s2.25	if (\$s1!= \$s2) go to PC + 4 + 100	Not equal test; PC-relative
set on less than	slt \$s1.\$s2.\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beq, bne
set on less than unsigned	sltu \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than unsigned
set less than immediate	slti \$s1,\$s2,20	if (\$s2 < 20) \$s1 = 1; else \$s1 = 0	Compare less than constant
set less than immediate unsigned	sltiu \$s1,\$s2,20	if (\$s2 < 20) \$s1 = 1; else \$s1 = 0	Compare less than constant unsigned
jump	j 2500	go to 10000	Jump to target address
jump register	jr \$ra	go to \$ra	For switch, procedure return
jump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call
	add autherical subtract and immediate load word store half load byte load linked word store condition, word load upper immed, and or or load linked word store condition, word load upper immed, and or or load linked word store condition, word load upper immediate shift left logical shift right logical shift right logical branch on not equal branch on not equal branch on not equal set loss than immediate set less than immediate less than immediate linked l	add	add add \$1,\$2,\$53 \$51=\$52+\$53

Fig. 3. Instruction Set of MIPS [3]

For this architecture, the only additional instructions are the ones for line encoding. In this, we used the opcode part of the 32-bit instruction line to indicate that the computer will now start to encode the data from register 1. The *funct* part of the instruction set, on the other hand, is used to select the type of line encoding to be done on the data that is about to be transmitted. Additional instructions are shown in Table 2.

TABLE II. LINE ENCODING INSTRUCTIONS

Opcode	Funct	Line encoding
111111	000001	NRZL
	000010	NRZM
	000011	NRZS
	000100	BIPHASE L
	000101	BIPHASE M
	000110	BIPHASE S
	000111	UNIPOLAR RZ

The implementation of this system revolves around picking a special register (in this paper it is register 1) and then converting it to serial data wherein a line encoding module would then convert the serial bits into the line encoded bits. The type of encoding is dependent on the Funct part of the instruction of MIPS. This architecture was implemented in the following arrangement.




Fig. 4. Architecture of the program

Since the added feature is a simple feature, the algorithm for this will be the following:

Encode Algorithm	
addi \$0 \$1 b	
encode S	

Fig. 5. Encode assembly.

N is the encoding while S is the string to be encoded.

C. Computer Performance Testing

MIPS is a single cycle computer which makes means that the algorithm part will not take much of the execution time, Since the encoding module supports 32 bits, it will take 32 clock cycles for the encoding to be done assuming that the MSB of the register is also 1.

First and foremost, the line encoding will be verified to see if it outputs the correct waveform. Then the next test would be to see the number of clock cycles needed given the data about to be encoded.

III. DESIGN OPERATION, TEST DATA AND STATISTICAL ANALYSIS OF RESULTS

A. Verification of Encoding

For the verification of line encoding, the input value is hex 0x8D or decimal 141. Results is shown in Figures 5-11.



Fig. 5. Simulation of NRZL



Fig. 6. Simulation of NRZM



Fig. 7. Simulation of NRZS



Fig. 8. Simulation of Biphase L




Fig. 9. Simulation of Biphase M



Fig. 10. Simulation of Biphase S



Fig. 11. Simulation of Unipolar RZ

B. Clock cycles of data string

The next test is to see how the line encoding would perform given the data string about to be encoded. Since it is known through inspection that the MSB of the data string affects the execution time of the encoding, power of 2 is used for this testing.

TABLE III. TOTAL CLOCK CYCLES GIVEN THE DATA STRING

1 3 2 4 4 5 8 6 16 7 32 8 64 9 128 10 256 11 512 12 1024 13 2048 14 4096 15 8192 16 16384 17 32768 18 65536 19 131072 20 262144 21 524288 22 1048576 23 2097152 24 4194304 25 8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34 4294967296 35	Data String to be encoded	Clock Cycles
4 5 8 6 16 7 32 8 64 9 128 10 256 11 512 12 1024 13 2048 14 4096 15 8192 16 16384 17 32768 18 65536 19 131072 20 262144 21 524288 22 1048576 23 2097152 24 4194304 25 8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	1	3
8 6 16 7 32 8 64 9 128 10 256 11 512 12 1024 13 2048 14 4096 15 8192 16 16384 17 32768 18 65536 19 131072 20 262144 21 524288 22 1048576 23 2097152 24 4194304 25 8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	2	4
16 7 32 8 64 9 128 10 256 11 512 12 1024 13 2048 14 4096 15 8192 16 16384 17 32768 18 65536 19 131072 20 262144 21 524288 22 1048576 23 2097152 24 4194304 25 8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	4	5
32 8 64 9 128 10 256 11 512 12 1024 13 2048 14 4096 15 8192 16 16384 17 32768 18 65536 19 131072 20 262144 21 524288 22 1048576 23 2097152 24 4194304 25 8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	8	6
64 9 128 10 256 11 512 12 1024 13 2048 14 4096 15 8192 16 16384 17 32768 18 65536 19 131072 20 262144 21 524288 22 1048576 23 2097152 24 4194304 25 8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	16	7
128 10 256 11 512 12 1024 13 2048 14 4096 15 8192 16 16384 17 32768 18 65536 19 131072 20 262144 21 524288 22 1048576 23 2097152 24 4194304 25 8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	32	8
256 11 512 12 1024 13 2048 14 4096 15 8192 16 16384 17 32768 18 65536 19 131072 20 262144 21 524288 22 1048576 23 2097152 24 4194304 25 8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	64	9
512 12 1024 13 2048 14 4096 15 8192 16 16384 17 32768 18 65536 19 131072 20 262144 21 524288 22 1048576 23 2097152 24 4194304 25 8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	128	10
1024 13 2048 14 4096 15 8192 16 16384 17 32768 18 65536 19 131072 20 262144 21 524288 22 1048576 23 2097152 24 4194304 25 8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	256	11
2048 14 4096 15 8192 16 16384 17 32768 18 65536 19 131072 20 262144 21 524288 22 1048576 23 2097152 24 4194304 25 8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	512	12
4096 15 8192 16 16384 17 32768 18 65536 19 131072 20 262144 21 524288 22 1048576 23 2097152 24 4194304 25 8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	1024	13
8192 16 16384 17 32768 18 65536 19 131072 20 262144 21 524288 22 1048576 23 2097152 24 4194304 25 8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	2048	14
16384 17 32768 18 65536 19 131072 20 262144 21 524288 22 1048576 23 2097152 24 4194304 25 8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	4096	15
32768 18 65536 19 131072 20 262144 21 524288 22 1048576 23 2097152 24 4194304 25 8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	8192	16
65536 19 131072 20 262144 21 524288 22 1048576 23 2097152 24 4194304 25 8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	16384	17
131072 20 262144 21 524288 22 1048576 23 2097152 24 4194304 25 8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	32768	18
262144 21 524288 22 1048576 23 2097152 24 4194304 25 8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	65536	19
524288 22 1048576 23 2097152 24 4194304 25 8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	131072	20
1048576 23 2097152 24 4194304 25 8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	262144	21
2097152 24 4194304 25 8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	524288	22
4194304 25 8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	1048576	23
8388608 26 16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	2097152	24
16777216 27 33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	4194304	25
33554432 28 67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	8388608	26
67108864 29 134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	16777216	27
134217728 30 268435456 31 536870912 32 1073741824 33 2147483648 34	33554432	28
268435456 31 536870912 32 1073741824 33 2147483648 34	67108864	29
536870912 32 1073741824 33 2147483648 34	134217728	30
1073741824 33 2147483648 34	268435456	31
2147483648 34	536870912	32
	1073741824	33
4294967296 35	2147483648	34
	4294967296	35

When the data string is inputted into the logarithm of base 2, the relationship of the clock cycle and the data string becomes linear as shown in the figure below.

clock cycles vs. Log(data string)




Fig 12. Data string and clock cycles

To test this relationship, linear regression was performed to the log of the data string and clock cycles. It was found that the $R^2 = 1$ while the slope of the line is 1 and the b = 3. This means that the relationship of the execution time of the program and the data string is a perfect linear fit with the following equation:

Clock cycles = log(datastring) + 3 [Equation 1]

IV. CONCLUSION AND FUTURE IMPROVEMENT

Based on the results of the verification of line encoding, it can be said that the MIPS with line encoding functionality can accurately represent data strings from the register 1 through select line coding protocols and formats. Furthermore, it was found that the performance of the computer is directly proportional to the logarithm of the data string. This is due to how the MSB dictates the number of clock cycles. Although this project is a success, there are still improvements that can be done to the implementation. First is to use a flag to notify the receiver and the computer on whether or not the encoding process is still executing. Furthermore, one can use read data 1 or read data 2 instead of a single register for better flexibility.

ACKNOWLEDGMENT

We would like to thank Engr. Dino Dominic F. Ligutan and Dr. Cesar A. Llorente for their teachings and guidance in our Computer Architecture and Organization Laboratory (LBYCPD3) and Lecture (CSYSARC) courses.

REFERENCES

- [1] Hennessy, J., Jouppi, N., Przybylski, S., Rowen, C., Gross, T., Baskett, F., & Gill, J. (1982). MIPS. ACM SIGMICRO Newsletter, 13(4), 17–22. doi:10.1145/1014194.800930
- [2] Pearson, Murray & Mcgregor, Tony & Holmes, Geoffrey. (1998). Teaching computer systems to majors: a MIPS based solution. 5. 10.1145/1275182.1275187.
- [3] D. A. Patterson and J. L. Hennessy, Computer Organization and Design: the Hardware/Software Interface. Erscheinungsort nicht ermittelbar: Morgan Kaufmann Publishers In, 2013
- [4] Forouzan, B. A. (2013). Data communications and networking, fifth edition. New York: McGraw-Hill.

APPENDIX

TOP MODULE

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.std_logic_signed.all;
use IEEE.numeric_std.all;
entity MIPS_VHDL is
port (
clk,reset: in std_logic;
pc_out, alu_result: out std_logic_vector(31 downto 0)
end MIPS_VHDL;
architecture Behavioral of MIPS_VHDL is
signal pc_current: std_logic_vector(31 downto 0); -- 15
signal pc_next,pc2: std_logic_vector(31 downto 0); -- 15
signal instr: std_logic_vector(31 downto 0); -- 15
signal alu_op: std_logic_vector(1 downto 0); -- 1
jump,branch,mem_read,mem_write,alu_src,reg_write:
std_logic; --
signal reg_dst,mem_to_reg: std_logic;
signal reg_write_dest: std_logic_vector(4 downto 0); -- 2
signal reg_write_data: std_logic_vector(31 downto 0); --
signal reg_read_addr_1: std_logic_vector(4 downto 0); --
signal reg_read_data_1: std_logic_vector(31 downto 0); --
signal reg_read_addr_2: std_logic_vector(4 downto 0); --
signal reg_read_data_2: std_logic_vector(31 downto 0); --
signal sign_ext_im,read_data2,zero_ext_im,imm_ext:
std_logic_vector(31 downto 0); --15
signal JRControl: std_logic;
signal ALU_Control: std_logic_vector(3 downto 0);--2
signal ALU_out: std_logic_vector(31 downto 0); -- 15
signal zero_flag: std_logic;
signal im_shift_1, PC_j, PC_beq,
PC_4beq,PC_4beqj,PC_jr: std_logic_vector(31 downto 0);
```

```
signal jump_shift_1: std_logic_vector(31 downto 0); --
signal mem_read_data: std_logic_vector(31 downto 0); --
signal no_sign_ext: std_logic_vector(31 downto 0); -- 15
signal sign_or_zero: std_logic; --
signal tmp1: std_logic_vector(15 downto 0); -- 8
signal pc_jump: std_logic_vector(31 downto 0);
signal pc_branch: std_logic_vector(31 downto 0);
begin
-- PC of the MIPS Processor in VHDL
process(clk,reset, pc_current)
begin
if(reset='1') then
pc_current <= x"00000000";
elsif(rising_edge(clk)) then
 pc_current <= pc_next;</pre>
end if;
end process;
-- PC + 4
 pc2 \le pc\_current + x"000000004";
-- pc_next <= pc2; -- di to kasama
-- instruction memory of the MIPS Processor in VHDL
Instruction_Memory: entity
work.Instruction_Memory_VHDL
    port map
    pc=> pc_current,
    instruction => instr
    );
-- jump shift left 1
-- jump_shift_1 <= instr(29 downto 0) & '0'; --13 to 0
  jump_shift_1 <= pc_current(31 downto 28) & instr(25
downto 0) & "00";
-- control unit of the MIPS Processor in VHDL
control: entity work.control_unit_VHDL
 port map
 (reset => reset.
  opcode => instr(31 downto 26),
  alu_op => alu_op,
  jump => jump,
```

signal beq_control: std_logic;

```
branch => branch,
                                                                              -- sign extend
  mem_read => mem_read,
                                                                              tmp1 \ll (others => instr(15));
  mem_write => mem_write,
                                                                               sign_ext_im <= tmp1 & instr(15 downto 0);</pre>
                                                                              zero_ext_im <= "00000000000000000000"& instr(15 downto
  alu_src => alu_src,
                                                                              0); -- 9 zeroes
  reg_write => reg_write,
                                                                              imm_ext <= sign_ext_im when sign_or_zero='1' else
  reg_dst => reg_dst,
                                                                              zero_ext_im;
  mem_to_reg => mem_to_reg,
  sign_or_zero => sign_or_zero
  );
                                                                              -- new
-- multiplexer regdest, if 0 i instructions, 1 if R-
                                                                              --pc_jump <= pc_current(31 downto 28) & instr(25
instructions
                                                                              downto 0) & "00";
reg_write_dest <= instr(15 downto 11) when reg_dst= '1'
                                                                              --pc_branch <=
else -- 25 to 21
                                                                              std_logic_vector(TO_UNSIGNED(to_integer(unsigned(pc
                                                                              _current)) + to_integer(unsigned("00000000000000" &
    instr(20 downto 16) when reg_dst= '0' else -- 6,4 | 01
                                                                              instr(15 downto 0) & "00") + 4), pc_branch'length));
-- 20 to 16
    instr(25 downto 21);
                                       -- 9,7 | 00
25 to 21
-- multiplexer regdest -- original
                                                                              -- JR control unit of the MIPS Processor in VHDL
-- reg_write_dest <= "11111" when reg_dst= '1' else
                                                                              JRControl <= '1' when ((alu_op="00") and (instr(5
                                                                              downto 0)="001000")) else '0'; -- orig 1000 -- 001000, 5
      instr(15 downto 11) when reg_dst= '0' else -- 6,4 |
                                                                              downto 0
01
      instr(30 downto 26);
                                         -9.7 | 00
                                                                              -- ALU control unit of the MIPS Processor in VHDL
                                                                              ALUControl: entity work.ALU_Control_VHDL port map
-- register file instantiation of the MIPS Processor in
VHDL.
reg_read_addr_1 <= instr(25 downto 21); -- 12, 10
                                                                                ALUOp => alu_op,
reg_read_addr_2 <= instr(20 downto 16); -- 9, 7
                                                                               ALU_Funct => instr(5 downto 0),
                                                                               ALU_Control => ALU_Control
register_file: entity work.register_file_VHDL
                                                                               );
port map
                                                                              -- multiplexer alu_src
clk => clk.
                                                                              read_data2 <= imm_ext when alu_src='1' else
                                                                              reg_read_data_2; -- 1
rst => reset,
                                                                              -- ALU unit of the MIPS Processor in VHDL
reg_write_en => reg_write,
                                                                              alu: entity work.ALU_VHDL port map
reg_write_dest => reg_write_dest,
reg_write_data => reg_write_data,
                                                                               a => reg_read_data_1,
reg_read_addr_1 => reg_read_addr_1,
                                                                               b => read_data2,
reg_read_data_1 => reg_read_data_1,
                                                                               alu_control => ALU_Control,
reg_read_addr_2 => reg_read_addr_2,
                                                                               alu_result => ALU_out,
reg_read_data_2 => reg_read_data_2
                                                                               zero => zero_flag
                                                                               );
```

```
-- immediate shift 1
                                                                            -- data memory of the MIPS Processor in VHDL
-- im_shift_1 <= imm_ext(30 downto 0) & '0';
                                                                            data_memory: entity work.Data_Memory_VHDL port
  im_shift_1 <= imm_ext(29 downto 0) & "00";
no_sign_ext \le (not im_shift_1) + x"00000001"; --0001
                                                                             clk => clk,
-- PC beq add
                                                                             mem_access_addr => ALU_out,
-- PC_beq <= (pc2 - no_sign_ext) when im_shift_1(31) =
'1' else (pc2 +im_shift_1); -- 31 is 15
                                                                             mem_write_data => reg_read_data_2,
PC_beq \le (pc2 - no_sign_ext) when im_shift_1(31) = '1'
                                                                             mem_write_en => mem_write,
else (pc2 + im_shift_1);
                                                                             mem read => mem read,
-- beq control
                                                                             mem_read_data => mem_read_data
-- beq_control <= branch and zero_flag;
                                                                             );
beq_control <= branch and zero_flag;
                                                                            -- write back of the MIPS Processor in VHDL
-- PC_beq
                                                                            reg_write_data <= ALU_out when (mem_to_reg = '0')
 PC_4beq <= PC_beq when beq_control='1' else pc2;
                                                                           else -- 1 pc2
-- PC_j
                                                                                mem_read_data when (mem_to_reg = '1') else
                                                                            ALU out; -- 0
-- PC_j <= pc2(31) & jump_shift_1; -- 31 is 15
                                                                            -- output
  PC_j <= jump_shift_1;
                                                                            pc_out <= pc_current; -- pc_current original
-- PC_j <= pc_current(31 downto 28) & instr(25 downto
0) & "00";
                                                                            alu result <= ALU out;
-- PC_4beqj
-- PC_4beqj <= PC_j when jump = '1' else PC_4beq;
                                                                            end Behavioral;
-- PC_jr
                                                                            INSTRUCTION MEMORY
-- PC_jr <=
std_logic_vector(TO_UNSIGNED(to_integer(unsigned(pc
_current)) + to_integer(unsigned("00000000000000" &
instr(15 downto 0) & "00") + 4), PC_Jr'length));
                                                                            library IEEE;
-- PC_jr <= reg_read_data_1;
                                                                            use IEEE.STD_LOGIC_1164.ALL;
-- PC_next
                                                                            USE IEEE.numeric_std.all;
--pc_next <= PC_j when jump = '1' else
                                                                            -- VHDL code for the Instruction Memory of the MIPS
                                                                            Processor
        PC_jr when (branch = '1') else
                                                                            entity Instruction_Memory_VHDL is
        pc_current+x"00000004";
                                                                            port (
-- pc_next <= PC_jr when (JRControl = '1') else
PC_4beqj;
                                                                            pc: in std_logic_vector(31 downto 0);
                                                                            instruction: out std_logic_vector(31 downto 0)
-- pc_next<=pc_jump when jump = '1' else
                                                                            );
        pc_branch when (branch = '1' and zero_flag = '1'
                                                                            end Instruction_Memory_VHDL;
and instr(31 downto 26) = "000100")
          or (branch = '1' and zero_flag = '0' and instr(31
downto 26) = "000101") else
                                                                            architecture Behavioral of Instruction_Memory_VHDL is
        pc_current+x"00000004";
                                                                            signal rom_addr: std_logic_vector(4 downto 0);
                                                                            type ROM_type is array (0 to 31) of std_logic_vector(31
                                                                            downto 0);
--pc next
                                                                            constant rom_data: ROM_type:=(
pc_next <= PC_j when jump = '1' else PC_4beq;
                                                                            -- FOR REGINALD: 11811269: SUM=29: 4to6=112:
```

```
-- FOR ISAIAH : 11847115 : SUM=28 : 4to6=471 :
                                                                   CONTROL UNIT
-- 29: 000000000011101
                                                                   library IEEE;
                                                                   use IEEE.STD_LOGIC_1164.ALL;
-- 28: 000000000011100
-- 112: 0000000001110000
                                                                   -- VHDL code for Control Unit of the MIPS Processor
-- 471: 0000000111010111
                                                                   entity control_unit_VHDL is
                                                                   port (
-- FOR REGINALD, comment out if ISAIAH
                                                                    opcode: in std_logic_vector(5 downto 0);
-- "001000"&"00000"&"10000"&"000000000011101",
                                                                    reset: in std_logic;
-- addi $s0, $zero, a (ID#)
                                                                    alu_op: out std_logic_vector(1 downto 0);
-- "001000"&"00000"&"10001"&"000000001110000",
-- addi $s1, $zero, b (4th-6th digit of ID#)
                                                                   jump,branch,mem_read,mem_write,alu_src,reg_write,reg_
-- FOR ISAIAH, comment out if REGINALD
                                                                   dst,mem_to_reg, sign_or_zero: out std_logic
"001000"&"00000"&"10000"&"0000000000011100",
-- addi $s0, $zero, a (ID#)
                                                                   end control_unit_VHDL;
"001000"\&"00000"\&"10001"\&"0000000111010111",\\
-- addi $s1, $zero, b (4th-6th digit of ID#)
                                                                   architecture Behavioral of control_unit_VHDL is
-- LOOP: beq $s0, $s1, EXIT_LOOP
                                                                   begin
                                                                   process(reset,opcode)
"0000000"\&"10001"\&"10000"\&"01000"\&"000000"\&"1010
10", -- if $s1 < $s0 | b < a, effective skip next instruction
                                                                   begin
if(reset = '1') then
-- if b > a: go to ELSE
                                                                     reg_dst <= '0';
"000000"\&"10000"\&"10001"\&"10000"\&"00000"\&"1000
                                                                     mem_to_reg <= '0';
10", -- if b < a : a -= b
                                                                     alu_op <= "00";
-- BACK TO MAIN LOOP
                                                                     jump <= '0';
                                                                     branch <= '0';
"000000"\&"10001"\&"10000"\&"10001"\&"00000"\&"1000
                                                                     mem_read <= '0';
10", -- if b > a : b -= a
mem_write <= '0';
-- BACK TO MAIN LOOP
                                                                     alu_src <= '0';
reg_write <= '0';
-- Store the final value of a (GCD) to function return value
register
                                                                     sign_or_zero <= '1';
others=>(others=>'0'));
                                                                    else
begin
                                                                    case opcode is
                                                                    when "000000" => -- R-TYPE
rom_addr <= pc(6 downto 2); -- 6 downto 2 -- originally
                                                                     reg_dst <= '1';
4 - 1
                                                                     mem_to_reg <= '0';
instruction <=
rom_data(to_integer(unsigned(rom_addr))) when pc <
                                                                     alu_op <= "10";
x"00000040" else x"00000000";
                                                                     jump <= '0';
                                                                     branch <= '0';
end Behavioral;
                                                                     mem_read <= '0';
                                                                     mem_write <= '0';
```

```
alu_src <= '0';
                                                                               mem_to_reg <= '0';
 reg_write <= '1';
                                                                               alu\_op <= "11";
 sign_or_zero <= '1';
                                                                               jump <= '0';
                                                                               branch <= '0';
when "100011" => -- LW
                                                                               mem_read <= '0';
reg_dst <= '0';
                                                                                mem_write <= '0';
mem_to_reg <= '1'; -- 1
                                                                               alu_src <= '1';
alu_op <= "00";
                                                                               reg_write <= '1';
jump <= '0';
                                                                               sign_or_zero <= '0';
branch <= '0';
                                                                               when "000010" => -- J
mem_read <= '1';
                                                                               reg_dst <= '0';
mem_write <= '0';
                                                                               mem\_to\_reg \le '0';
                                                                               alu\_op <= "00";
alu_src <= '1';
reg_write <= '1';
                                                                               jump <= '1';
sign_or_zero <= '1';
                                                                               branch <= '0';
                                                                                mem_read <= '0';
when "101011" => -- SW
                                                                               mem_write <= '0';
reg\_dst \le '0'; --X
                                                                               alu_src <= '0';
mem_to_reg <= '0'; -- X
                                                                               reg_write <= '0';
alu_op <= "00";
                                                                               sign_or_zero <= '1';
jump <= '0';
                                                                               when "000011" => -- JAL
branch <= '0';
                                                                               reg_dst <= '1';
mem_read <= '0';
                                                                               mem_to_reg <= '1';
mem_write <= '1';
                                                                               alu_op <= "00";
                                                                               jump <= '1';
alu_src <= '1';
reg_write <= '0';
                                                                               branch <= '0';
sign_or_zero <= '1';
                                                                                mem_read <= '0';
when "000100" => -- BEQ
                                                                                mem_write <= '0';
reg_dst <= '0';
                                                                               alu_src <= '0';
mem_to_reg <= '0';
                                                                               reg_write <= '1';
alu\_op <= "01";
                                                                               sign_or_zero <= '1';
jump <= '0';
                                                                               when "001000" => -- ADDI
branch <= '1';
                                                                               reg\_dst \le '0';
mem_read <= '0';
                                                                               mem\_to\_reg <= '0';
mem_write <= '0';
                                                                               alu\_op <= "00";
alu_src <= '0';
                                                                               jump <= '0';
reg_write <= '0';
                                                                               branch <= '0';
sign_or_zero <= '1';
                                                                               mem_read <= '0';
when "001011" => -- SLIU
                                                                                mem_write <= '0';
reg_dst <= '0';
                                                                               alu_src <= '1';
```

```
reg_write <= '1';
                                                                              signal reg_array: reg_type;
 sign_or_zero <= '1';
                                                                              begin
when others =>
                                                                               process(clk,rst)
  reg_dst <= '1';
                                                                               begin
  mem_to_reg <= '0';
                                                                               if(rst='1') then
  alu_op <= "00";
                                                                                reg_array(0) \le x"00000000";
                                                                                reg_array(1) <= x"00000001";
  jump <= '0';
  branch <= '0';
                                                                                reg_array(2) \le x"00000002";
  mem_read <= '0';
                                                                                reg_array(3) \le x"00000003";
  mem_write <= '0';
                                                                                reg_array(4) \le x"00000004";
  alu_src <= '0';
                                                                                reg_array(5) \le x"00000005";
  reg_write <= '1';
                                                                                reg_array(6) \le x"00000006";
                                                                                reg\_array(7) \le x"00000007";
  sign_or_zero <= '1';
end case;
                                                                                reg_array(8) \le x"00000008";
                                                                                                                   -- t0
end if;
                                                                                reg_array(9) \le x"00000009";
end process;
                                                                                reg_array(10) \le x"0000000A";
                                                                                reg_array(11) \le x"0000000B";
end Behavioral;
                                                                                reg_array(12) \le x"0000000C";
                                                                                reg_array(13) \le x"0000000D";
REGISTER_FILE
                                                                                reg_array(14) \le x"0000000E";
library IEEE;
                                                                                reg_array(15) \le x"0000000F";
use IEEE.STD_LOGIC_1164.ALL;
                                                                                -- $s0-$s7
USE IEEE.numeric_std.all;
                                                                                reg_array(16) <= x"00000010"; -- s0 -- running
                                                                              counter
-- VHDL code for the register file of the MIPS Processor
                                                                                reg_array(17) \le x"00000011";
                                                                                                                   -- s1 -- 9 --
entity register_file_VHDL is
                                                                              maximum of loop
port (
                                                                                reg_array(18) \le x"00000012";
                                                                                                                   -- s2 -- result
clk,rst: in std_logic;
                                                                                reg_array(19) \le x"00000013";
                                                                                                                   -- s3 -- 1 comparator
reg_write_en: in std_logic;
                                                                                reg_array(20) \le x"00000014";
                                                                                                                   -- s4
reg_write_dest: in std_logic_vector(4 downto 0);
                                                                                reg_array(21) \le x"00000015";
                                                                                                                   -- s5
reg_write_data: in std_logic_vector(31 downto 0);
                                                                                reg_array(22) \le x"00000016";
                                                                                                                   -- s6
reg_read_addr_1: in std_logic_vector(4 downto 0);
                                                                                reg_array(23) \le x"00000017";
                                                                                                                   -- s7
reg_read_data_1: out std_logic_vector(31 downto 0);
                                                                                reg\_array(24) \le x"00000018";
reg_read_addr_2: in std_logic_vector(4 downto 0);
                                                                                reg_array(25) \le x"00000019";
reg_read_data_2: out std_logic_vector(31 downto 0)
                                                                                reg_array(26) <= x"0000001A";
);
                                                                                reg_array(27) \le x"0000001B";
end register_file_VHDL;
                                                                                reg_array(28) \le x"0000001C";
                                                                                reg_array(29) \le x"0000001D";
architecture Behavioral of register_file_VHDL is
                                                                                reg_array(30) \le x"0000001E";
type reg_type is array (0 to 31) of std_logic_vector (31
                                                                                reg_array(31) \le x"0000001F";
```

downto 0):

```
elsif(rising_edge(clk)) then
                                                                           ALU_Control <= "0010";
                                                                           when "01" =>
 if(reg_write_en='1') then
  reg_array(to_integer(unsigned(reg_write_dest))) <=
                                                                           ALU_Control <= "0110";
reg_write_data;
                                                                           when "10" =>
 end if;
                                                                           case tmp is
end if;
                                                                             when "0000" =>
end process;
                                                                               ALU_control <= "0010";
                                                                             when "0010" =>
reg_read_data_1 \le x"00000000" when reg_read_addr_1
                                                                               ALU_control <= "0110";
= "00000" else
reg_array(to_integer(unsigned(reg_read_addr_1)));
                                                                             when "0100" =>
reg\_read\_data\_2 \le x"000000000" when reg\_read\_addr\_2
                                                                               ALU_control <= "0000";
= "00000" else
reg_array(to_integer(unsigned(reg_read_addr_2)));
                                                                             when "0101" =>
                                                                               ALU_control <= "0001";
end Behavioral;
                                                                             when "1010" =>
                                                                               ALU_control <= "0111";
ALU_CONTROL
                                                                             when others =>
library IEEE;
                                                                                ALU_control <= "0000"; -- if it does not work,
                                                                           replace with XXXX
use IEEE.STD_LOGIC_1164.ALL;
                                                                           end case;
-- VHDL code for ALU Control Unit of the MIPS
Processor
                                                                           when "11" =>
entity ALU_Control_VHDL is
                                                                             ALU_control <= "0111";
                                                                           when others => ALU_Control <= "0000";
 ALU_Control: out std_logic_vector(3 downto 0); -- 2
                                                                           end case;
 ALUOp: in std_logic_vector(1 downto 0);
                                                                           end process;
 ALU_Funct: in std_logic_vector(5 downto 0) -- 2
                                                                           end Behavioral;
);
end ALU_Control_VHDL;
                                                                           ALU
                                                                           library IEEE;
architecture Behavioral of ALU_Control_VHDL is
                                                                           use IEEE.STD_LOGIC_1164.ALL;
                                                                           use IEEE.STD_LOGIC_signed.all;
signal tmp: std_logic_vector(3 downto 0); -- ALU_FUNC
                                                                           -- VHDL code for ALU of the MIPS Processor
                                                                           entity ALU_VHDL is
                                                                           port(
begin
                                                                           a,b: in std_logic_vector(31 downto 0);
                                                                                                                    -- src1, src2 |
tmp <= ALU_Funct(3 downto 0);
                                                                           alu_control: in std_logic_vector(3 downto 0); -- function
                                                                           select | 2
                                                                           alu_result: out std_logic_vector(31 downto 0); -- ALU
process(ALUOp,ALU_Funct, tmp)
                                                                           Output Result | 15
begin
                                                                           zero: out std_logic
                                                                                                             -- Zero Flag
case ALUOp is
                                                                           ):
when "00" =>
                                                                           end ALU_VHDL;
```

```
architecture Behavioral of ALU_VHDL is
                                                                            mem_read_data: out std_logic_Vector(31 downto 0)
signal result: std_logic_vector(31 downto 0);
                                                                            end Data_Memory_VHDL;
begin
process(alu_control,a,b)
                                                                            architecture Behavioral of Data_Memory_VHDL is
begin
case alu_control is
                                                                            signal i: integer;
when "0000" =>
                                                                            signal ram_addr: std_logic_vector(7 downto 0);
 result <= a and b; -- and
                                                                            type data_mem is array (0 to 255) of std_logic_vector (31
                                                                            downto 0);
when "0001" =>
                                                                            signal RAM: data_mem:=(
 result <= a or b; -- or
                                                                            -- 0=>x"00000001",
when "0010" =>
                                                                            -- 1=>x"00000001",
 result <= a + b; -- add
                                                                              2=>x"00000008",
when "0110" =>
                                                                            -- 3=>x"00000001",
 result <= a - b; -- sub
                                                                               4=>x"0000001",
when "0111" => -- set less than
                                                                            -- 5=>x"00000002".
 if (a<b) then
                                                                            -- 6=>x"00000006",
 result <= x"00000001";
                                                                              7=>x"00000009",
 else
                                                                              others=>(others=>'0'));
 result <= x"00000000";
                                                                            begin
 end if;
when "1100" => -- nor
                                                                            ram\_addr <= mem\_access\_addr (7\ downto\ 0);
result <= a nor b;
                                                                            process(clk)
when others => result <= x"00000000"; -- when else
                                                                            begin
end case:
                                                                             if(rising_edge(clk)) then
end process;
                                                                             if (mem_write_en='1') then
 zero <= '1' when result=x"00000000" else '0';
                                                                             ram(to_integer(unsigned(ram_addr))) <=
 alu_result <= result;
                                                                            mem_write_data;
end Behavioral;
                                                                             end if;
                                                                             end if;
DATA_MEMORY
                                                                            end process;
library IEEE;
                                                                             mem\_read\_data <=
                                                                            ram(to_integer(unsigned(ram_addr))) when
use IEEE.STD_LOGIC_1164.ALL;
                                                                            (mem_read='1') else x"00000000";
USE IEEE.numeric_std.all;
-- VHDL code for the data Memory of the MIPS Processor
                                                                            end Behavioral;
entity Data_Memory_VHDL is
port (
                                                                            MipsLine.vhdl
clk: in std_logic;
                                                                            library IEEE;
mem_access_addr: in std_logic_Vector(31 downto 0);
                                                                            use IEEE.STD_LOGIC_1164.ALL;
mem_write_data: in std_logic_Vector(31 downto 0);
                                                                            use IEEE.numeric_std.all;
```

mem_write_en,mem_read:in std_logic;

```
nrzl: out STD_LOGIC);
-- Uncomment the following library declaration if using
                                                                         end component;
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
                                                                         component nrzm_encode is
                                                                         Port (clk: in STD_LOGIC;
-- Uncomment the following library declaration if
                                                                         data: in STD_LOGIC;
instantiating
                                                                         nrzm: out STD_LOGIC;
-- any Xilinx leaf cells in this code.
                                                                         prev: in STD_LOGIC);
--library UNISIM;
                                                                         end component;
--use UNISIM.VComponents.all;
                                                                         component nrzs_encode is
entity mips_line is
                                                                         Port (clk: in STD_LOGIC;
  Port ( rst : in STD_LOGIC;
                                                                        data: in STD_LOGIC;
      clk: in STD_LOGIC;
                                                                         nrzs: out STD_LOGIC;
      regout: out STD_LOGIC_VECTOR (31 downto 0);
                                                                         prev: in STD_LOGIC);
-- $1 for output
                                                                         end component;
      serial: out STD_LOGIC;
      aluoutput: out STD_LOGIC_VECTOR (31 downto
0);
                                                                        component birz_encode is
      pcoutput: out STD_LOGIC_VECTOR (31 downto
                                                                         Port (clk: in STD_LOGIC;
0)
                                                                         data: in STD_LOGIC;
      );
                                                                         birz: out SIGNED(1 downto 0));
end mips_line;
                                                                        end component;
architecture Behavioral of mips_line is
                                                                         component unirz_encode is
                                                                         Port (clk: in STD_LOGIC;
component mips_top is
                                                                         data: in STD_LOGIC;
  Port ( rst : in STD_LOGIC;
                                                                         unirz: out STD_LOGIC);
      clk: in STD_LOGIC;
                                                                         end component;
      regout: out STD_LOGIC_VECTOR (31 downto 0);
-- $1 for output
      aluoutput: out STD_LOGIC_VECTOR (31 downto
                                                                         component biphasel_encode is
0);
                                                                         Port ( clk: in STD_LOGIC;
      encode_sel: out STD_LOGIC_VECTOR (5 downto
```

data: in STD_LOGIC;

end component;

biphasel: out STD_LOGIC);

component biphasem_encode is Port (clk: in STD_LOGIC;

prev: in STD_LOGIC;

data: in STD_LOGIC;

biphasem: out STD_LOGIC);

0);

0));

end component;

component nrzl_encode is

Port (clk: in STD_LOGIC;

data: in STD_LOGIC;

Eencode: out STD_LOGIC;

pcoutput: out STD_LOGIC_VECTOR (31 downto

```
end component;
                                                                              signal serial_unirz:std_logic; -- g -- no prev
                                                                              signal serial_birz:std_logic; -- with negative
component biphases_encode is
                                                                              signal serial_bami:std_logic; -- -with negative
Port (clk: in STD_LOGIC;
                                                                              signal serial_pseudoternary:std_logic; -- with negative
prev: in STD_LOGIC;
data: in STD_LOGIC;
                                                                              function get_serial(
biphases: out STD_LOGIC);
                                                                                encode_type : in STD_LOGIC_VECTOR(5 downto 0);
                                                                                a,b,c,d,e,f,g: in STD_LOGIC)
end component;
                                                                                return STD_LOGIC is
component bami_encode is
                                                                                variable output : STD_LOGIC;
Port (clk: in STD_LOGIC;
                                                                                  begin
prev: in STD_LOGIC;
                                                                                     case encode_type is
data: in STD_LOGIC;
                                                                                       when "000001" =>
bami: out SIGNED(1 downto 0));
                                                                                         output := a;
                                                                                       when "000010" =>
end component;
                                                                                          output := b;
                                                                                       when "000011" =>
component pseudoternary_encode is
Port (clk: in STD_LOGIC;
                                                                                          output := c;
prev: in STD_LOGIC;
                                                                                        when "000100" =>
data: in STD_LOGIC;
                                                                                         output := d;
                                                                                        when "000101" =>
pseudoternary: out SIGNED(1 downto 0));
end component;
                                                                                         output := e;
                                                                                       when "000110" =>
signal count: integer range 0 to 31;
                                                                                          output := f;
                                                                                       when "000111" =>
signal encode_sel: std_logic_vector(5 downto 0);
signal Eencode: std_logic;
                                                                                          output := g;
signal serial_in:std_logic;
                                                                                        when others =>
                                                                                          output := '0';
-- prev signal
                                                                                     end case;
signal prev : std_logic := '0';
                                                                                return output;
signal prev_temp : std_logic := '0';
                                                                              end get_serial;
signal prev_entype : std_logic;
                                                                              function get_prev(encode_type: in
                                                                              STD_LOGIC_VECTOR(5 downto 0); serial_in : in
-- signal pass to actual serial out
                                                                              STD_LOGIC; previous : in STD_LOGIC) --serial_in
signal serial_nrzl:std_logic; -- a -- no prev -- a = 1
                                                                                return STD_LOGIC is
signal serial_nrzm:std_logic; -- b -- with prev
                                                                                variable temp: STD_LOGIC;
signal serial_nrzs:std_logic; -- c -- with prev
                                                                                  begin
signal serial_biphasel:std_logic; -- d -- no prev
                                                                                     case encode_type is
signal serial_biphasem:std_logic; -- e -- with prev
                                                                                        when "000010" =>
signal serial_biphases:std_logic; -- f -- with prev
```

```
if(serial_in = '1') then
              temp := not(previous);
                                                                                  nrzl: nrzl_encode
           else
                                                                                    Port map(clk => clk,
              temp := previous;
                                                                                       data => serial_in,
            end if;
                                                                                       nrzl => serial_nrzl);
         when "000011" =>
            if(serial_in = '0') then
                                                                                  nrzm: nrzm_encode
              temp := not(previous);
                                                                                    Port map( clk => clk,
                                                                                       data => serial_in,
              temp := previous;
                                                                                       nrzm => serial_nrzm,
           end if;
                                                                                       prev => prev);
         when "000101" =>
           if(serial_in = '0') then
                                                                                  nrzs: nrzs_encode
              temp := not(previous);
                                                                                    Port map( clk => clk,
           else
                                                                                       data => serial_in,
                                                                                       nrzs => serial_nrzs,
              temp := previous;
           end if;
                                                                                       prev => prev);
         when "000110" =>
           if(serial_in = '1') then
                                                                                  biphasel: biphasel_encode
                                                                                    Port map( clk => clk,
              temp := not(previous);
                                                                                       data => serial_in,
              temp := previous;
                                                                                       biphasel => serial_biphasel);
            end if;
         when others =>
                                                                                  biphasem: biphasem_encode
                                                                                    Port map( clk => clk,
           temp := previous;
       end case;
                                                                                       prev => prev,
                                                                                       data => serial_in,
  return temp;
end get_prev;
                                                                                       biphasem => serial_biphasem);
signal reg_sig: STD_LOGIC_VECTOR (31 downto 0);
                                                                                  biphases: biphases_encode
begin
                                                                                    Port map( clk => clk,
  mips : mips_top
                                                                                       prev => prev,
                                                                                       data => serial_in,
    Port map(
                                                                                       biphases => serial_biphases);
      rst => rst,
      clk => clk,
      regout => reg_sig, -- $1 for output
                                                                                  unirz: unirz_encode
      aluoutput => aluoutput,
                                                                                    Port map(clk=>clk,
      encode_sel => encode_sel,
                                                                                       data => serial_in,
      Eencode => Eencode,
                                                                                       unirz => serial_unirz);
```

pcoutput => pcoutput);

report("i got here");

```
-- result of serial out
  serial <= get_serial(encode_sel, serial_nrzl, serial_nrzm,
serial_nrzs,
  serial_biphasel, serial_biphasem, serial_biphases,
serial_unirz);
  process(rst,clk,count,Eencode)
  begin
     if(rst = '1') then
       serial\_in <= '0';
         serial <= '0';
     end if;
     if falling_edge(clk) then
       if(Eencode = '1') then
          count <= 0;
          serial_in \le '0';
       elsif (count < 32) then
          serial_in <= reg_sig(count);
          count \le count + 1;
       end if;
       -- get previous serial
       prev \mathrel{<=} get\_prev(encode\_sel, \, serial\_in, \, prev);
     end if;
  end process;
  regout <= reg_sig;
end Behavioral;
```